DOCSLIB.ORG

Processor Design

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Processor Design Processor Design 1 / Professors ●José María Arnau –Office: C6-115 –Email: [email protected] –Office hours: agreed through email ●Leonidas Kosmidis –Office: Nexus II Building, 1A 124 –Email: [email protected] –Office hours: agreed through email 2 / Course Materials ●http://jarnau.site.ac.upc.edu/PD/ –Course Information –Slides –Lab documentation 3 / High Performance Computing 4 / Course Structure ●Theory lectures (once a week) –Friday 10-12, A6104 –Thursday, Oct 31st ●Lab lectures –Tuesday 12-14, A5S109 ●Assignments –6 lab sessions –2 reviews –1 final project 5 / Evaluation ●Final mark will be based on performance of: –The lab sessions (Lab) –Presentation of a research topic (T) ●Final mark computed as: –0.8 x Lab + 0.2 x T 6 / What will I be able to do after the course? ●Understand and implement a simple pipelined processor ●Program skillfully in a hardware description language ●Understand the intricacies of advanced IC design and development 7 / Contents 1. Moore’s Law and Dennard Scaling 2. Hardware Design Cycle 3. Functional Verification 4. Circuit Design 5. Physical Design 8 / Lab Schedule Lab Session Session Dates Deliverable Due Date Lab 1. Infrastructure setup and test. 10/09 01/10 Microprocessor selection 17/09 Lab2. Module definition and 01/10 15/10 specification. Workplan 08/10 Lab3. Module implementation 15/10 12/11 22/10 29/10 05/11 (No lab) Lab4. Module review Week of 11-15/11 Interview Lab5. Insertion in pipelined CPU 12/11 10/12 19/11 (No lab) 26/11 03/12 Lab6. CPU review 17/12 Interview Extension of original module 10/12 21/01 17/12 7 or 14/1 9 / Lab Sessions - Module ●Each group will choose one of the following modules to extend their baseline processor 1. Associative cache 2. Branch predictor 3. Store forwarding queue 4. Error detection and correction codes in the memory 5. High performance functional units (i.e. adder, subtracter…) 6. Accelerators (cryptography, neural nets...) 10 / Lab Sessions - Module ●Each group will choose one of the following modules to extend their baseline processor 7. Multi-issue / superscalar 8. Vector extensions 9. Coherent cache for a multiprocessor 10. Random placement cache 11. Lockstep functionality 12. Floating point Unit subset 13.Other modules possible upon agreement with the instructor and the background of the students 11 / Lab Sessions – Baseline Processor ●Can be the processor from PA or different ●Can be in Verilog, VHDL or a higher level HDL language such as Chisel or Bluespec ●Can be an open source or commercial CPU core or GPU ●Must not include the selected module 12 / Lab Sessions – Baseline Processor Examples of Available Options ●Open Source or Commercial Open Sourced CPU Cores: –RISC-V: Ariane (Verilog), Rocket (Chisel), SHAKTI (BlueSpec) –SPARC: LEON3/LEON4 (VHDL), OpenPiton(Verilog), OpenSPARC T1/T2 (Verilog) –Power: OpenPower Microwatt (VHDL) –X86: Zet (Verilog) ●Commercial CPU Cores: – ARM, MIPS ●GPU/Accelerator Cores: –Commercial: ARM Mali-400, ThinkSilicon Nema Pico –Open Source: NVIDIA NVDLA (Verilog) 13 / Bibliography ●Weste, N. H., & Harris, D. “CMOS VLSI Design : A Circuits and Systems Perspective”. 4th Edition, 2010. ●Kahng AB, Lienig J, Markov IL, Hu J. “VLSI Physical Design: from Graph Partitioning to Timing Closure”. Springer Science & Business Media; 2011 Jan 27. ●Mead, C., & Conway, L. Introduction to VLSI systems (Vol. 1080). Reading, MA: Addison-Wesley, 1980 14 /.
Load more

Recommended publications
  • Openpiton: an Open Source Manycore Research Framework
    OpenPiton: An Open Source Manycore Research Framework Jonathan Balkind Michael McKeown Yaosheng Fu Tri Nguyen Yanqi Zhou Alexey Lavrov Mohammad Shahrad Adi Fuchs Samuel Payne ∗ Xiaohua Liang Matthew Matl David Wentzlaff Princeton University fjbalkind,mmckeown,yfu,trin,yanqiz,alavrov,mshahrad,[email protected], [email protected], fxiaohua,mmatl,[email protected] Abstract chipset Industry is building larger, more complex, manycore proces- sors on the back of strong institutional knowledge, but aca- demic projects face difficulties in replicating that scale. To Tile alleviate these difficulties and to develop and share knowl- edge, the community needs open architecture frameworks for simulation, synthesis, and software exploration which Chip support extensibility, scalability, and configurability, along- side an established base of verification tools and supported software. In this paper we present OpenPiton, an open source framework for building scalable architecture research proto- types from 1 core to 500 million cores. OpenPiton is the world’s first open source, general-purpose, multithreaded manycore processor and framework. OpenPiton leverages the industry hardened OpenSPARC T1 core with modifica- Figure 1: OpenPiton Architecture. Multiple manycore chips tions and builds upon it with a scratch-built, scalable uncore are connected together with chipset logic and networks to creating a flexible, modern manycore design. In addition, build large scalable manycore systems. OpenPiton’s cache OpenPiton provides synthesis and backend scripts for ASIC coherence protocol extends off chip. and FPGA to enable other researchers to bring their designs to implementation. OpenPiton provides a complete verifica- tion infrastructure of over 8000 tests, is supported by mature software tools, runs full-stack multiuser Debian Linux, and has been widespread across the industry with manycore pro- is written in industry standard Verilog.
    [Show full text]
  • Up Cores T Est Folder Opencores Name Status Author Style / Clone
    _uP_cores_t opencores style / data inst repor com LUTs blk F tool MIPS clks/ KIPS src # src tool fltg Ha max max byte # # pipe start last status author FPGA top file doc reference note worthy comments date LUT? est folder name clone size size ter ment ALUT mults ram max ver /clk inst /LUT code files chain pt vd data inst adrs inst reg len year revis cray1 alpha Christopher Fenton cray1 64 16 kintex-7-3 James Brakefield13463 6 19 10 127 ## 14.7 6.00 1.0 56.6 verilog 46 cray_sys_topyes yes Y N 4M 4M N 512 2010 CRAY data sheets homebrew Cray1 www.chrisfenton.com/homebrew-cray-1a/ fpgammix stable Tommy Thorn MMIX 64 32 arria-2 James Brakefield11605 A 8 10 94 ## q13.1 1.50 4.0 3.0 system verilog2 core yes yes Y Y 4G 4G Y 256 288 2006 2008 clone of Knuth's MMIX micro-coded s1_core S1 Core stable Fabrizio Fazzino etal SPARC 64 32 kintex-7-3 James Brakefield52845 6 8 59 56 ## v14.1 2.00 1.0 2.1 verilog 136 s1_top yes yes Y N 4G 4G Y 32 2007 2012 SPARC data sheets reduced version of OpenSPARC T1 Vivado run microblaze proprietaryXilinx uBlaze 32 32 kintex-7 Xilinx 546 6 1 320 1.03 1.0 603.7 not avail yes yes opt 4G 4G Y 86 32 3 2002 www.xilinx.com/tools/microblaze.htmMicroBlaze MCS, smallest configuration70 configuration options, MMU optional ARM_Cortex_A9 ASIC ARM ARM a9 32 16 arria V altera 4500 A 1050 2.50 1.0 583.3 asic yes yes Y 4G 4G Y 80 16 10 2012 altera data sheets uses pro-rated LC area dual issue, includes fltg-pt & MMU & caches nios2 proprietaryAltera Nios II 32 32 stratix-5 Altera 895 A 310 1.13 1.0 389.7 not avail yes yes opt 4G 4G
    [Show full text]
  • Small Soft Core up Inventory ©2019 James Brakefield Opencore and Other Soft Core Processors Reverse-U16 A.T
    tool pip _uP_all_soft opencores or style / data inst repor com LUTs blk F tool MIPS clks/ KIPS ven src #src fltg max max byte adr # start last secondary web status author FPGA top file chai e note worthy comments doc SOC date LUT? # inst # folder prmary link clone size size ter ents ALUT mults ram max ver /inst inst /LUT dor code files pt Hav'd dat inst adrs mod reg year revis link n len Small soft core uP Inventory ©2019 James Brakefield Opencore and other soft core processors reverse-u16 https://github.com/programmerby/ReVerSE-U16stable A.T. Z80 8 8 cylcone-4 James Brakefield11224 4 60 ## 14.7 0.33 4.0 X Y vhdl 29 zxpoly Y yes N N 64K 64K Y 2015 SOC project using T80, HDMI generatorretro Z80 based on T80 by Daniel Wallner copyblaze https://opencores.org/project,copyblazestable Abdallah ElIbrahimi picoBlaze 8 18 kintex-7-3 James Brakefieldmissing block622 ROM6 217 ## 14.7 0.33 2.0 57.5 IX vhdl 16 cp_copyblazeY asm N 256 2K Y 2011 2016 wishbone extras sap https://opencores.org/project,sapstable Ahmed Shahein accum 8 8 kintex-7-3 James Brakefieldno LUT RAM48 or block6 RAM 200 ## 14.7 0.10 4.0 104.2 X vhdl 15 mp_struct N 16 16 Y 5 2012 2017 https://shirishkoirala.blogspot.com/2017/01/sap-1simple-as-possible-1-computer.htmlSimple as Possible Computer from Malvinohttps://www.youtube.com/watch?v=prpyEFxZCMw & Brown "Digital computer electronics" blue https://opencores.org/project,bluestable Al Williams accum 16 16 spartan-3-5 James Brakefieldremoved clock1025 constraint4 63 ## 14.7 0.67 1.0 41.1 X verilog 16 topbox web N 4K 4K N 16 2 2009
    [Show full text]
  • Acceleration of Fingerprint Minutiae Extraction Using a VLIW Processor
    Acceleration of Fingerprint Minutiae Extraction Using a VLIW Processor M.S.B. Purba, E. Yigit and A.J.J. Regeer Bachelor Thesis Bachelor of Electrical Engineering Acceleration of Fingerprint Minutiae Extraction Using a VLIW Processor Bachelor Thesis M.S.B. Purba, E. Yigit and A.J.J. Regeer August , Faculty of Electrical Engineering, Mathematics and Computer Science · Delft University of Technology Copyright c Faculty of Electrical Engineering, Mathematics and Computer Science All rights reserved. Preface This thesis has been written in the context of the Electrical Engineering bachelor exam at the Delft University of Technology. The project its title is: ‘Acceleration of Embedded Appli- cations Using a VLIW Processor’. The project was conducted at the Computer Engineering group of the department of Electrical Engineering, Mathematics and Computer Science. Chapter 1 gives the introduction of the project and specifies the exact problem. Chapter 2 presents some alternatives of applications using the ρ-VEX and explains why the fingerprint minutiae extraction application was chosen as vehicle to demonstrate the capabilities of the VEX implementation. In chapter 3 relevant theory is presented on embedded systems design, which is used in later chapters to explain our results. In chapter 4 the background of the chosen application is presented and the modified version of the software package is explained. In chapter 5 the setup of the experiment is described such as the FPGA-board, the VEX system, and the additional software tools that were written to extract the binary code for the VEX. In chapter 6 the results of the experiment are discussed, in particular the details of the partitioning of the application and the resulting system is described.
    [Show full text]
  • GPL-3.0 in the Chinese Intellectual Property Court in Beijing 1
    GPL-3.0 in the Chinese Intellectual Property Court in Beijing 1 GPL-3.0 in the Chinese Intellectual Property Court in Beijing Lucien C.H. Lin,a Navia Shen,b (a) Legal Adviser, Open Culture Foundation; (b) IP Counsel, Huawei Technologies Co., Ltd. DOI: 10.5033/ifosslr.v 10 i1 .126 Abstract With the increasing use of Free and Open Source Software (FOSS) in the world, the licensing issues and disputes regarding such licenses have been litigated in various jurisdictions. In the past, these lawsuits were concentrated in Europe and the United States, but less so in the Asia Pacific region. However, in 2018, the specialized Intellectual Property Right Court in Beijing, China, acting as a court of first instance, issued a decision in a software copyright infringement lawsuit related to FOSS. The defendant chose to invoke the copyleft mechanism in the GNU General Public License 3.0 (GPL-3.0) license as a defense against claims of copyright infringement. Although the court did not directly interpret the GPL license at this stage, the decision strongly implies that the GPL and the other FOSS licenses can be treated as valid in China. Even so, quite a number of details regarding the use of the GPL in China still require clarification, included as to how the license can substantially be enforced and implemented. Keywords Copyleft, GPL, derivative work, copyright infringement Although most of the academic opinions are positive,1 many commentators and practitioners did have doubts about whether a Free and Open Source Software license written in English could be enforced legally in China.
    [Show full text]
  • An Evaluation of Soft Processors As a Reliable Computing Platform
    Brigham Young University BYU ScholarsArchive Theses and Dissertations 2015-07-01 An Evaluation of Soft Processors as a Reliable Computing Platform Michael Robert Gardiner Brigham Young University - Provo Follow this and additional works at: https://scholarsarchive.byu.edu/etd Part of the Electrical and Computer Engineering Commons BYU ScholarsArchive Citation Gardiner, Michael Robert, "An Evaluation of Soft Processors as a Reliable Computing Platform" (2015). Theses and Dissertations. 5509. https://scholarsarchive.byu.edu/etd/5509 This Thesis is brought to you for free and open access by BYU ScholarsArchive. It has been accepted for inclusion in Theses and Dissertations by an authorized administrator of BYU ScholarsArchive. For more information, please contact [email protected], [email protected]. An Evaluation of Soft Processors as a Reliable Computing Platform Michael Robert Gardiner A thesis submitted to the faculty of Brigham Young University in partial fulfillment of the requirements for the degree of Master of Science Michael J. Wirthlin, Chair Brad L. Hutchings Brent E. Nelson Department of Electrical and Computer Engineering Brigham Young University July 2015 Copyright © 2015 Michael Robert Gardiner All Rights Reserved ABSTRACT An Evaluation of Soft Processors as a Reliable Computing Platform Michael Robert Gardiner Department of Electrical and Computer Engineering, BYU Master of Science This study evaluates the benefits and limitations of soft processors operating in a radiation-hardened FPGA, focusing primarily on the performance and reliability of these systems. FPGAs designs for four popular soft processors, the MicroBlaze, LEON3, Cortex- M0 DesignStart, and OpenRISC 1200 are developed for a Virtex-5 FPGA. The performance of these soft processor designs is then compared on ten widely-used benchmark programs.
    [Show full text]
  • Diseño De Un Microcontrolador De 32 Bits Con Base En Un FPGA
    UNIVERSIDAD NACIONAL AUTÓNOMA DE MÉXICO FACULTAD DE INGENIERÍA Diseño de un microcontrolador de 32 bits con base en un FPGA TESIS Que para obtener el título de Ingeniero Eléctrico - Electrónico P R E S E N T A Manuel Pérez Aguilar DIRECTOR DE TESIS M.I. Juan Carlos Roa Beiza Ciudad Universitaria, Cd. Mx., 2017 “La cosa más hermosa que podemos experimentar es el misterio. Es la fuente de toda arte y toda ciencia.” - EINSTEIN, Albert i Agradecimientos: Agradezco a la U.N.A.M que me recibió como estudiante y el haberme formado en sus aulas desde preparatoria, a la Facultad de Ingeniería por la preparación que me ha permitido enfrentarme a los retos de la vida profesional, a cada uno de los profesores que me dedicó tiempo, y compartió conmigo no solo información sino formación para la vida, a mi Director de Tesis el M.I. Juan Carlos Roa Beiza por ser tan generoso en compartir su conocimiento y guiarme durante el presente trabajo de Tesis, al Programa de Apoyo a la Titulación (PAT) y al Programa de Vinculación con Egresados (PVE) por brindarme esta oportunidad para culminar una de mis metas, a mis amigos que han hecho de mi etapa universitaria un trayecto de vivencias que nunca olvidaré. Son muchas las personas que han formado parte de mi vida profesional a las que me gustaría agradecerles su amistad, apoyo, ánimo, consejos y compañía durante esta etapa de mi vida, que sin importar en donde se encuentren, quiero darles las gracias por formar parte de mí y por todo lo que me han brindado.
    [Show full text]
  • Program Control Instruction Class of X86 Instruction Set Architecture Compatible CPU
    i Program Control Instruction Class of x86 Instruction Set Architecture Compatible CPU NG TEIK HUAT A project report submitted in partial fulfilment of the requirements for the award of the degree of Master of Engineering (Electrical – Computer & Microelectronic System) Faculty of Electrical Engineering Universiti Teknologi Malaysia JUNE 2014 iii Dedicated, in thankful appreciation for support, encouragement and understandings to my beloved mother, father, brothers and sisters. iv ACKNOWLEDGEMENT In order to achieve everything that I have done for my final year project, I received a lot of helps from many people along the way. They have guided me, advised me and encouraging me. First and foremost, I would like to express my heartily gratitude to my supervisor, Prof. Dr. Mohamed Khalil bin Hj. Mohd Hani for the guidance and enthusiasm given throughout the progress of this project. My appreciation also goes to my family and all my beloved friends and MEH course mate who has been so tolerant and supports me along the year. Thanks for their encouragement, love, emotional and financial supports that they had given to me. Nevertheless, my great appreciation dedicated to Faculty of Electrical Engineering, UTM for the environment and material support and encouragement throughout the project. v ABSTRACT Digital system designers nowadays facing the challenge of need to come out new design or improved design fast such as IP core or interface system that will be embedded into System-On-Chip. Rapid prototyping requires platform for development design and testing of any digital system. A platform that is flexible to fine tune where the source code or the internal design is visible and accessible by designer is preferable to increasing the opportunity for design exploration.
    [Show full text]
  • Arm Cortex M7 Technical Reference Manual
    Arm cortex m7 technical reference manual Continue ARM Cortex-M is a family of IP cores, mainly for 32-bit microcontrollers developed by ARM and licensed by various manufacturers. The kernel introduces a reduced computer instruction kit (RISC), is part of the architecture of ARMv6 or ARMv6 ARMv7 and is divided into ascendable complexity into units of Cortex-M0, Cortex-M0, Cortex-M1, Cortex-M3, Cortex-M3, Cortex-M4, Cortex-M7 and cortex-M33. ARM Cortex-M0 and M3 microcontrollers from NXP and Silicon Laboratories General ARM Limited do not produce microprocessors or microcontrollers themselves, but licenses the core to chip manufacturers and manufacturers, so-called Integrated Device Manufacturers (IDM), which are the actual core of ARM for proprietary and productive peripherals such as Controller Area Network (CAN), Expand serial interfaces, Ethernet interfaces, pulse width modulation outputs, analog to digital converters , Universal asynchronous receiver transmitter (UART) and more. These devices are connected to the ARM core with the Advanced Microcontroller (AMBA) bus architecture. ARM Limited offers a variety of kernel licensing models that differ in cost and volume of data provided. In all cases, the right is to freely distribute your own equipment with ARM processors. ARM Cortex-M processors are available to licensees as IP cores in Verilog hardware description language and can be displayed as a digital hardware circuit using logic synthesis, and can then be used either in the arrays (FPGAs) field programmable gates or specific integrated circuit applications (ASICs). Depending on the license model, either the IP core (IP-Core license) is allowed, or a brand new, proprietary microarchitecture can be developed that implements the ISA ARM (architectural license).
    [Show full text]
  • Scalable Test Generation by Interleaving Concrete and Symbolic Execution
    Scalable Test Generation by Interleaving Concrete and Symbolic Execution Xiaoke Qin and Prabhat Mishra Department of Computer and Information Science and Engineering University of Florida, Gainesville FL 32611-6120, USA fxqin, [email protected]fl.edu Abstract—Functional validation is widely acknowledged as a usually exceeds the capacity of model checking tools. The major challenge for System-on-Chip (SoC) designs. Directed tests solving process may run out of memory before producing any are superior compared to random tests since a significantly less useful results for real life designs. On the other hand, random number of directed tests can achieve the same coverage goal. Existing test generation techniques have inherent limitations or constrained-random test generation techniques are suitable due to use of formal methods. First, these approaches expect for real designs, because they usually perform little reasoning formal specification and do not directly support Hardware on internal design logic. A large amount of random stimuli can Description Language (HDL) models. Most importantly, the be generated easily and simulated on real designs. However, complexity of real world designs usually exceeds the capacity random tests are inefficient to activate specific behaviors. It is of model checking tools. In this paper, we propose a scalable technique to enable directed test generation for HDL models therefore desirable to have a test generation approach that can by combining static analysis and simulation based validation. handle real-life designs, but still able to activate any required Unlike existing approaches that support a limited set of HDL system behavior with a small number of tests. features, our approach covers a wide variety of features including To bridge the gap between model checking based directed dynamic array references.
    [Show full text]
  • Kwaliteitsbewaking Van Optische Netwerken Via Ingebedde Digitale Signaalverwerking in Ware Tijd
    Faculteit Toegepaste Wetenschappen Vakgroep Informatietechnologie Voorzitter: Prof. Dr. Ir. P. LAGASSE Kwaliteitsbewaking van optische netwerken via ingebedde digitale signaalverwerking in ware tijd door Pieter-Jan BUSSCHAERT Tom DEGRYSE Promotor: Prof. Dr. Ir. J. VANDEWEGE Copromotor: Ir. B. DE MULDER Scriptiebegeleider: Ir. W. CHEN Scriptie ingediend tot het behalen van de academische graad van burgerlijk ingenieur in de computerwetenschappen Academiejaar 2005–2006 Voorwoord Voor U ligt het resultaat van een jaar hard werken in het laboratorium Intec Design en van vijf jaar studie aan de Universiteit Gent. Tijdens dit jaar kregen we de kans om veel nieuwe kennis op te doen in verschillende domeinen binnen onze interessesfeer. We kunnen dan ook met plezier terugkijken naar de vele aangename momenten, die hebben geleid tot een resultaat waar we zelf tevreden over zijn. We willen hier ook van de gelegenheid gebruik maken om een aantal mensen te bedanken. Eerst en vooral bedanken we Prof. Dr. Ir. P. Lagasse en Prof. Dr. Ir. J. Vandewege voor het beschikbaar stellen van hun infrastructuur zodat deze thesis mogelijk werd. In het bijzonder wensen we onze promotor, Prof. Dr. Ir. J. Vandewege, te bedanken om ons de kans te geven dit onderwerp te bestuderen en uit te werken, alsook voor zijn steun en interesse gedurende het verloop van de thesis. Verder gaat er ook een speciaal woordje van dank uit naar onze copromotor, Ir. B. De Mulder, voor de vele uitleg in verband met de optische netwerken en de analoge elektronica, alsook voor het lezen en het verbeteren van de thesistekst. Daarnaast wensen we ook onze thesisbegeleider, Ir.
    [Show full text]
  • Openpiton: an Open Source Hardware Platform for Your
    DOI:10.1145/3366343 OpenPiton: An Open Source Hardware Platform For Your Research By Jonathan Balkind, Michael McKeown, Yaosheng Fu, Tri Nguyen, Yanqi Zhou, Alexey Lavrov, Mohammad Shahrad, Adi Fuchs, Samuel Payne, Xiaohua Liang, Matthew Matl, and David Wentzlaff Abstract these frameworks must be highly configurable, be synthesiz- Industry is building larger, more complex, manycore pro- able to FPGA and ASIC for prototyping purposes, and pro- cessors on the back of strong institutional knowledge, vide the basis for others to tape-out (manufacture) their own, but academic projects face difficulties in replicating that modified academic chips. Building and supporting such an scale. To alleviate these difficulties and to develop and infrastructure is a major undertaking which has prevented share knowledge, the community needs open architec- such prior designs. Our framework, OpenPiton, attacks this ture frameworks for simulation, chip design, and software challenge and provides all of these features and more. exploration that support extensibility, scalability, and con- OpenPiton is the world’s first open source, general- figurability, alongside an established base of verification purpose, multithreaded manycore processor. OpenPiton is tools and supported software. In this article, we present scalable and portable; the architecture supports address- OpenPiton, an open source framework for building scal- ing for up to 500-million cores, supports shared memory able architecture research prototypes from one core to 500 both within a chip and across multiple chips, and has been million cores. OpenPiton is the world’s first open source, designed to easily enable high performance 1000+ core general-purpose, multithreaded manycore processor, and microprocessors and beyond.
    [Show full text]