DOCSLIB.ORG

What Is Verification

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
What Is Verification Advanced Digital Verification Nathan Nipper Cadence NCSim Demonstration John Martiney Harris Corporation, 10/16/2007 assuredcommunications™ What is Verification • Functional Verification is the task of verifying that the logic design conforms to specification • When in Verification Complete? • There is no general case solution that works in all cases – most design are too complex to run all possible vector sets and get 100% verification • Several Methods – Logic Simulation – Logic Emulation on test hardware (expensive) – Formal Verification – HDL Linting DVCon 2007 Trip Report - 2of 18 assuredcommunications™ Why is Verification Important? • Functional Verification is the best way to get full visibility into the workings of a design • Good Verification will speed up integration and debug time in the lab • Design bugs that are caught earlier in the process save money. The later a bug is found (if at all), the more it costs the project (time, labor, and money) • Mediocre Verification can mean Failure for an ASIC DVCon 2007 Trip Report - 3of 18 assuredcommunications™ Keynote Thoughts DVCon 2007 Trip Report - 4of 18 assuredcommunications™ Bad News for Airbus • October 2006 – Virgin Atlantic Defers A380 by Four Years • November 2006 – FedEx Cancels Airbus A380 Order Switches to Boeing • December 2006 – Boeing Scores a Jumbo Coup Lufthansa orders 20 of Boeing’s new stretch version of the 747, in a decision that deals a severe blow to rival giant-plane maker Airbus • January 2007 – UPS Airbus A380 Cancellation Imminent DVCon 2007 Trip Report - 5of 18 assuredcommunications™ DVCon 2007 Trip Report - 6of 18 assuredcommunications™ Could this happen in electronics? • November 2000 – Best Buy Puts Breaks on Pentium 4 – This cost HP a lot of $$$ • March 2006 – Cingular, T-Mobile Halt RAZR Sales Due to Glitch – Due to a technical glitch that causes the phone to drop calls or shut down • December 2005 – Microsoft Sued Over Alleged Xbox 360 Glitch – Suit alleges the new video game console has a design flaw that causes it to overheat and freeze up. • September 2006 – Segway Recalls Scooters to Make Sure They Don’t Change Course DVCon 2007 Trip Report - 7of 18 assuredcommunications™ Aardvark CCA • 16” x 22” 18-Layer Board • 16 Xilinx Virtex 5 FPGAs for DSP algorithm – 32,000 6-input LUTs – 32,000 FFs – 288 DSP Slices – 250MHz internal operating freq • 3560 Components • 21000 Net Nodes • 67 High-Speed Busses (500MHz and Up) • 0.8 Terahertz aggregate data rate DVCon 2007 Trip Report - 8of 18 assuredcommunications™ Verification Techniques Coverage Return Brute Force Stimulus Time Investment DVCon 2007 Trip Report - 9of 18 assuredcommunications™ Brute Force Stimulus clk Outputs sigA DUT sigB • Tests very basic functionality • Advantage: It’s very fast to generate tests and get some quick preliminary results for small design blocks • Disadvantage: Designer has to specify testcase at the waveform level DVCon 2007 Trip Report - 10 of 18 assuredcommunications™ RTL-Generated Stimulus clk Outputs RTL DUT Testbench sigA sigB • VHDL/Verilog Testbench Description • Advantages: – Easier to generate more complicated testcases, since you now get the power of a language – Can quickly make changes to generate new testcases • Disadvantages: – Takes some time up-front to get started – Requires a good understanding of RTL DVCon 2007 Trip Report - 11 of 18 assuredcommunications™ RTL Stimulus Snippets • Generate a Clock clk_gen: process begin clk <= '0'; wait for 10 ns; clk <= '1'; wait for 10 ns; end process clk_gen; • Generate a Reset reset_gen: process begin reset_n <= '0'; for i in 1 to 10 loop wait until clk'event and clk = '1'; end loop; reset_n <= '1'; wait; end process reset_gen; DVCon 2007 Trip Report - 12 of 18 assuredcommunications™ RTL Stimulus Snippets • Generate Signals sigA <= ‘1’; sigB <= ‘0’; wait for 100 ns; sigA <= ‘0’; sigB <= ‘0’; wait for 100 ns; sigA <= ‘1’; sigB <= ‘1’; wait for 100 ns; DVCon 2007 Trip Report - 13 of 18 assuredcommunications™ Command-Generated Stimulus Command clk Text-File RTL DUT Testbench sigA Log sigB File • Command-Driven Testbench – RTL Testbench reads commands from an input file and writes results to a log • Advantages: – Even more complex test cases – Easier to manage lots of different test cases – Can change/create new test cases without recompiling – Allow the testbench to check for any circuit errors • Disadvantages: – More time in setting up – good to have a template up front DVCon 2007 Trip Report - 14 of 18 assuredcommunications™ HVL Generated Random Stimulus Random clk Constraints RTL DUT Testbench sigA Log sigB File • HVL Testbench with Randomization (SystemC / System Verilog) – RTL Testbench reads randomization constraints along with test parameters – Results are verified against a “truth” model – We use coverage tools to find out how much has been verified • Advantages: – You get very complex test sets that you would not have considered – More confidence that everything will work the first time • Disadvantages: – Very long development cycle DVCon 2007 Trip Report - 15 of 18 assuredcommunications™ PSL Assertions • PSL Statements Are Placed in Comments, and begin with the keyword “PSL” -- psl opt_end_and_opt_valid : assert -- always ( opt_end -> opt_valid and not abort) -- @(clk_kernel'event and clk_kernel = '1' and opt_sig_clk_en = '1' ); -- abort (not reset_kernel_n); • Temporal Layer –“always” indicates that the property should always be true • Also available is the “never” statement – Also existing in the temporal layer are several operators that relate the different Boolean Equations •“->” is an implication operator • A -> B means that if A is true, then B also must be true on the same cycle DVCon 2007 Trip Report - 16 of 18 assuredcommunications™ Code Coverage • Code Coverage is a method of determining how much of a design was verified with a particular vector set • Coverage Parameters – Block: Was each line of code exercised – Expression: Was each branch exercised • For example, both results of an ‘if’ – Toggle: Was every signal toggled in combinatorial expressions • Paradigm shift from directed stimulus – Instead of directing tests up from, we can randomize and then see how good we did DVCon 2007 Trip Report - 17 of 18 assuredcommunications™ Formal Verification • Formal Verification – Writing Assertions – and then using a formal engine to mathematically verify a design – A lot of companies are using formal verification to fulfill portions of their verification plan – Some are even using only formal verification at a block-level, then having only one top-level testbench • Most companies in the industry seem to be using Verilog for RTL and System Verilog (SV) for verification DVCon 2007 Trip Report - 18 of 18 assuredcommunications™ DVCon Overview • About DVCon – Using Hardware Design and Verification Languages – Discuss the application of languages, tools and methodologies for the design and verification of electronic systems – Focus of the conference is on the usage of specialized design and verification languages such as Verilog, SystemVerilog, VHDL, PSL SystemC, e, and VERA – Tools and methodologies include the use of testbench automation, assertion-based and formal verification, and transaction-level system design and verification. • Who Attends – Designers of electronic systems, ASICs and FPGAs – Developers of EDA tools – Presentations are highly technical in nature, and reflect real life experiences in using these languages and tools. DVCon 2007 Trip Report - 19 of 18 assuredcommunications™ DVCon Troublemaker’s Panel • Rajeev Madhavan, CEO of Magma Design Automation Atul Sharan, CEO of Clear Shape Brett Cline, vice president of sales and marketing at Forte Jue-Hsien Chern, vice president and a division GM at Mentor Ted Vucurevich, CTO of Cadence Design Systems Vic Kulkarni, CEO of Sequence Design Gary Smith, EDA industry analyst (garysmitheda.com) John Chilton, senior vice president of marketing at Synopsys DVCon 2007 Trip Report - 20 of 18 assuredcommunications™ The Troublemaker’s Panel • Cadence is definitively not going to open up its proprietary SKILL Pcell language • Magma and Synopsys seem to be making up after a long legal dispute • Magma’s and its CEO claims it is gaining share. • Video: http://www.deepchip.com/demos/dvcon07.fhtml • Read the transcript here DVCon 2007 Trip Report - 21 of 18 assuredcommunications™ Conclusions • Verification is an incredibly important part of the design process • You should have a verification plan at the beginning of a project with specific goals in mind • As designs increase in complexity, advanced verification techniques are necessary to get the same amount of coverage DVCon 2007 Trip Report - 22 of 18 assuredcommunications™.
Load more

Recommended publications
  • Final Program November 7 - 10, 2011 San Jose, Ca
    2011 FINAL PROGRAM NOVEMBER 7 - DESIGN10, TOOLS ASIC 2011 ENGINEERING VERIFICATION STRUCTURE ESDA SAN JOSE,PLANS CA CHIP EFFICIENCY INNOVATION DESIGN SIGNAL MIXED MIXED OPPORTUNITY CAD LOGIC SYNTHESIS COMPLEXITY MANUFACTURING IEEE/ACM TEMPLATES APPLIED SCIENCE PATTERN FPGA EDA AUTOMATION INTERNATIONAL METHODOLOGIES TECHNOLOGY EXHIBITCONFERENCE ON ADVANCEMENT STANDARDS CONCEPTION COMPLIANCE PIONEERING MECHANICS COMPUTER-AIDED CIRCUITS NETWORKING WORKFLOWDESIGN ELECTRONIC DESIGN2011 www.ICCAD.com www.iccad.com 2011 ICCAD continues to be the premier conference devoted to technical innovations in design automation. ICCAD’s program of technical papers, tutorials, panels, and keynote highlight ICCAD continues to host one‑day topical workshops providing focused the most important current and future research challenges. A day of coverage of topics of emerging and current interest. This year, four workshops, workshops on hot topics caps a week of non‑stop technical excitement. And on lithography, variability modeling/characterization, constraints in formal as always, a large number of side meetings and social events provide plenty of verification and adaptive power management will take place on Thursday, opportunities for networking and meeting colleagues and friends. November 10. This year’s CANDE workshop will also be co‑located with ICCAD in San Jose, and held in parallel with ICCAD workshops on Thursday, November 10. This year’s ICCAD starts on Monday, November 7 and continues through Wednesday, November 9. You will find up‑to‑date details on the conference website, http://www.iccad.com. Finally, ICCAD 2011 is privileged to have a keynote address from Dr. Georg Sigl of Technische Univ. München. Prof. Sigl will provide unique insights into the design of secure hardware systems, and asks what role EDA will play in the The core of ICCAD has always been the contributed research paper program.
    [Show full text]
  • Magma Design Automation, Inc. Securities Litigation 05-CV-02394
    3:05-cv-02394-CRB Document 138 Filed 11/09/2007 Page 1 of 2 1 2 3 4 5 6 7 8 9 10 UNITED STATES DISTRICT COURT 11 NORTHERN DISTRICT OF CALIFORNIA 12 SAN FRANCISCO DIVISION 13 IN RE: MAGMA DESIGN AUTOMATION, ) Case No.: C-05-2394 CRB INC. SECURITIES LITIGATION ) 14 ) CLASS ACTION 15 DECLARATION OF BLAINE F. NYE, This Document Relates to: ) PH.D. 16 ) 17 ALL ACTIONS ) DATE: November 30, 2007 18 ) TIME: 10:00 a.m. CTRM: 8, 19th 19 ) JUDGE: Hon Charles R. Breyer 20 21 22 23 24 25 26 27 28 II DECLARATION OF BLAINE F. NYE, PH.D. Case No. C-05-2394 CRB DOCS\418640v 1 3:05-cv-02394-CRB Document 138 Filed 11/09/2007 Page 2 of 2 1 I, BLAINE F. NYE, declares: 2 1. I have been retained by Counsel for Lead Plaintiff to provide expert 3 opinions in this action. I submit this declaration, in support of Lead Plaintiffs Memorandum in 4 Opposition to Defendants' Motion for Summary Judgment. 5 2. Attached hereto as Exhibit A is a true and correct copy of the Report of Blaine F. Nye, Ph.D dated October I I, 2007. 3. Attached. hereto as Exhibit B is a true and correct copy of the Declaration and Rebuttal Report of Blaine F. Nye, Ph.D dated November 9, 2007. 1 declare under penalty of perjury under the laws of the United States of America that the 10 foregoing is true and correct. Executed this 9th. day of November, 2007 at Redwood City, 11 California.
    [Show full text]
  • UNITED STATES SECURITIES and EXCHANGE COMMISSION Washington, DC 20549 FORM 10-K
    UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C. 20549 FORM 10-K (Mark One) È ANNUAL REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the year ended October 31, 2013 OR ‘ TRANSITION REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the transition period from to Commission File Number 0-19807 SYNOPSYS, INC. (Exact name of registrant as specified in its charter) Delaware 56-1546236 (State or other jurisdiction of (I.R.S. Employer incorporation or organization) Identification No.) 700 East Middlefield Road, Mountain View, California 94043 (Address of principal executive offices, including zip code) (650) 584-5000 (Registrant’s telephone number, including area code) Securities Registered Pursuant to Section 12(b) of the Act: Title of Each Class Name of Each Exchange on Which Registered Common Stock, $0.01 par value NASDAQ Global Select Market Securities Registered Pursuant to Section 12(g) of the Act: None Indicate by check mark if the registrant is a well-known seasoned issuer, as defined in Rule 405 of the Securities Act. Yes È No ‘ Indicate by check mark if the registrant is not required to file reports pursuant to Section 13 or Section 15(d) of the Act. Yes ‘ No È Indicate by check mark whether the registrant (1) has filed all reports required to be filed by Section 13 or 15(d) of the Securities Exchange Act of 1934 during the preceding 12 months (or for such shorter period that the registrant was required to file such reports), and (2) has been subject to such filing requirements for the past 90 days.
    [Show full text]
  • Supply Chain Innovation: Responding to Dynamic Challenges
    Global Semiconductor Alliance SURVIVING UNDER CURRENT MARKET CONDITIONS RISK MANAGEMENT IN THE SEMICONDUCTOR SUPPLY CHAIN FAKING IT: WHY COUNTERFEITING IS THE SYMPTOM, NOT THE DISEASE ACCELERATING TECHNOLOGY EVOLUTION THROUGH PROCESS OUTSOURCING SEMICONDUCTOR EQUIPMENT SERVICE SUPPLY CHAIN—ANTICIPATING THE UPTURN Supply Chain Innovation: Responding to Dynamic Challenges Vol.16 No.3 Sept. 2009 Published by GSA $60 (U.S.) 1 A Powerful Platform for Amazing Performance Performance. To get it right, you need a foundry with an Open Innovation Platform™ and process technologies that provides the flexibility to expertly choreograph your success. To get it right, you need TSMC. Whether your designs are built on mainstream or highly advanced processes, TSMC ensures your products achieve maximum value and performance. Product Differentiation. Increased functionality and better system performance drive product value. So you need a foundry partner who keeps your products at their innovative best. TSMC’s robust platform provides the options you need to increase functionality, maximize system performance and ultimately differentiate your products. Faster Time-to-Market. Early market entry means more product revenue. TSMC’s DFM-driven design initiatives, libraries and IP programs, together with leading EDA suppliers and manufacturing data-driven PDKs, shorten your yield ramp. That gets you to market in a fraction of the time it takes your competition. Investment Optimization. Every design is an investment. Function integration and die size reduction help drive your margins. It’s simple, but not easy. We continuously improve our process technologies so you get your designs produced right the first time. Because that’s what it takes to choreograph a technical and business success.
    [Show full text]
  • Si2 Member Report 2010
    Si2Si2 MemberMember ReportReport 20102010 InnovationInnovation ThroughThrough CollaborationCollaboration BoardBoard ofof DirectorsDirectors 20102010 -- 20112011 TermTerm Apache Design Systems ARM AMD Vic Kulkarni John Goodenough Jim Miller Sr VP/General Manager of VP, Design Vice President, RTL Business Unit Technology & Automation Design Engineering Cadence Design Systems IBM Intel Charlie Huang Dr Leon Stok Rahul Goyal Senior Vice President VP, EDA Director, EDA Business and Chief Strategy Officer National GLOBALFOUNDRIES LSI Semiconductor Mojy Chian Prabhakaran Krishnamurthy James Lin Senior VP, Design Senior Director, Design VP Technology Enablment Implementation Infrastructure Group Synopsys Si2 John Chilton Steve Schulz Sr. VP & General Manager President & CEO LetterLetter fromfrom thethe ChairmanChairman Prabhu Krishnamurthy - LSI Senior Director, Design Implementation Si2 Board of Directors Chair As we turn the leaf on another successful year of collaboration at Si2, it is time to reflect on our collective accomplishments for 2010. Si2 started off the year approving the formation of a new coalition, "OpenPDK", with the goal of improving efficiency and interoperability for the creation of process design kits (PDKs), which are used universally across our industry. We are extremely pleased with the excitement that this new coalition has created, and we now have 15 member companies who are actively contributing to support the broad technical scope of OpenPDK. This scope includes an open process specification with reference implementation and plug-ins; enhanced, standardized symbols and parameters; CDF parameter and callback standards; PDK targeting support added to the OpenDFM standard; standard Pcell parameters; OpenAccess technology file enhancements; and a standardized SPICE socket. 2010 was also a strong year of progress for Si2's other coalitions.
    [Show full text]
  • Technology Commercialization in the Area of Analog IC Design Automation
    Technology Commercialization in the Area of Analog IC Design Automation Miguel Ramos de Carvalho e Costa Thesis to obtain the Master of Science Degree in Industrial Engineering and Management Supervisor: Prof. Nuno Cavaco Gomes Horta Co-supervisor: Prof. Maria Margarida Martelo Catalão Lopes de Oliveira Pires Pina Examination Committee Chairperson: Prof. Acácio Manuel de Oliveira Porta Nova Co-supervisor: Prof. Maria Margarida Martelo Catalão Lopes de Oliveira Pires Pina Member of the Committee: Prof. António Miguel Areias Dias Amaral June 2014 RESUMO Esta dissertação procura servir como uma análise de viabilidade de uma potencial atividade de comercialização para o AIDA, um software de automação e otimização do projeto de circuitos integrados analógicos desenvolvido no Instituto de Telecomunicações (IT), Unidade de Investigação do Instituto Superior Técnico (IST). Neste documento é apresentada uma pesquisa do mercado em que este software se integra, através da análise de informação de vendas, a um nível global e para cada líder de mercado em particular, e de questionários realizados a projetistas de circuitos integrados (potenciais utilizadores do software). Esta análise permite a identificação da estrutura do mercado e do comportamento dos participantes, bem como de funcionalidades de produto com importância para os projetistas, cuja integração no AIDA deve ser considerada. É também apresentada uma breve revisão bibliográfica referente à transferência de tecnologia de modo a perceber este fenómeno e como as características do produto e dos seus responsáveis afetam a comercialização – encontrando evidência que aponta para uma estratégia de licenciamento. Os resultados de uma análise financeira baseada nas vendas e custos estimados da constituição de uma start-up para explorar o potencial económico do produto demonstram que, sob as condições apresentadas, existe um potencial financeiro relevante nesta alternativa.
    [Show full text]
  • Cadence Design Systems, Inc. 2012 Annual Report Cadence Is a Global Technology Leader in Software, Hardware, IP, and Services for Electronic Design
    Cadence Design Systems, Inc. 2012 Annual Report Cadence is a global technology leader in software, hardware, IP, and services for electronic design. By delivering critical design technology for creating, integrating, and optimizing designs, Cadence enables customers to realize silicon, SoCs, and complete systems on schedule at lower costs with higher quality. Lip-Bu Tan President and Chief Executive Officer DEAR SHAREHOLDERS: In 2012, Cadence continued to perform well, grow our business, and improve our financial performance, despite global economic challenges and uncertainty in the semiconductor industry. Revenue grew 15% to $1.33 billion, operating profitability significantly improved, and operating cash flow increased 32% to $316 million. We also strengthened the Cadence team by hiring more than 700 employees worldwide, mostly in research and development and technical support functions. In keeping with our commitment to be a technology leader, we continued to invest in our product lines and delivered significant innovations to our customers. Our challenging, rewarding, customer-focused corporate culture was the foundation to our ongoing success in 2012. Cadence thrives on solving significant SoC Realization, which includes design and consumption. This technology, along with challenges for our customers in the verification IP, is a fast-growing business for FinFET technology, holds great promise for semiconductor and electronics industries. us and represents a significant opportunity. helping extend Moore’s Law. Opportunities for Cadence to thrive are Cadence offers differentiated, high- Our financial results in 2012 reflect solid created by trends like connectivity, mobility, performance and high-quality IP serving the execution, with strong financial returns that social media, cloud computing, and the rapid-growth mobile, video, and network enabled us to invest for future growth.
    [Show full text]
  • Optimality Study of Logic Synthesis for LUT-Based Fpgas Jason Cong and Kirill Minkovich
    230 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 26, NO. 2, FEBRUARY 2007 Optimality Study of Logic Synthesis for LUT-Based FPGAs Jason Cong and Kirill Minkovich Abstract—Field-programmable gate-array (FPGA) logic syn- thesis and technology mapping have been studied extensively over the past 15 years. However, progress within the last few years has slowed considerably (with some notable exceptions). It seems natural to then question whether the current logic-synthesis and technology-mapping algorithms for FPGA designs are produc- ing near-optimal solutions. Although there are many empirical studies that compare different FPGA synthesis/mapping algo- rithms, little is known about how far these algorithms are from the optimal (recall that both logic-optimization and technology- mapping problems are NP-hard, if we consider area optimization in addition to delay/depth optimization). In this paper, we present a novel method for constructing arbitrarily large circuits that have known optimal solutions after technology mapping. Using these circuits and their derivatives (called Logic synthesis Exam- ples with Known Optimal (LEKO) and Logic synthesis Exam- ples with Known Upper bounds (LEKU), respectively), we show that although leading FPGA technology-mapping algorithms can produce close to optimal solutions, the results from the entire logic-synthesis flow (logic optimization + mapping) are far from optimal. The LEKU circuits were constructed to show where the logic synthesis flow can be improved, while the LEKO circuits specifically deal with the performance of the technology map- ping. The best industrial and academic FPGA synthesis flows Fig. 1. Possible area-minimal mapping solutions.
    [Show full text]
  • Cadence Design Systems, Inc. Annual Report on Form 10-K for the Fiscal Year Ended December 28, 2019
    UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C. 20549 FORM 10-K (Mark One) È ANNUAL REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the fiscal year ended December 28, 2019 OR ‘ TRANSITION REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the transition period from to . Commission file number 000-15867 CADENCE DESIGN SYSTEMS, INC. (Exact name of registrant as specified in its charter) Delaware 00-0000000 (State or Other Jurisdiction of (I.R.S. Employer Incorporation or Organization) Identification No.) 2655 Seely Avenue, Building 5, San Jose, California 95134 (Address of Principal Executive Offices) (Zip Code) (408)-943-1234 (Registrant’s Telephone Number, including Area Code) Securities registered pursuant to Section 12(b) of the Act: Title of Each Class Trading Symbol(s) Names of Each Exchange on which Registered Common Stock, $0.01 par value per share CDNS Nasdaq Global Select Market Securities registered pursuant to Section 12(g) of the Act: None Indicate by check mark if the registrant is a well-known seasoned issuer, as defined in Rule 405 of the Securities Act. Yes È No ‘ Indicate by check mark if the registrant is not required to file reports pursuant to Section 13 or Section 15(d) of the Act. Yes ‘ No È Indicate by check mark whether the registrant (1) has filed all reports required to be filed by Section 13 or 15(d) of the Securities Exchange Act of 1934 during the preceding 12 months (or for such shorter period that the registrant was required to file such reports), and (2) has been subject to such filing requirements for the past 90 days.
    [Show full text]
  • Parallel Circuit Simulation: a Historical Perspective and Recent Developments Full Text Available At
    Full text available at: http://dx.doi.org/10.1561/1000000020 Parallel Circuit Simulation: A Historical Perspective and Recent Developments Full text available at: http://dx.doi.org/10.1561/1000000020 Parallel Circuit Simulation: A Historical Perspective and Recent Developments Peng Li Texas A&M University College Station, Texas 77843 USA [email protected] Boston { Delft Full text available at: http://dx.doi.org/10.1561/1000000020 Foundations and Trends R in Electronic Design Automation Published, sold and distributed by: now Publishers Inc. PO Box 1024 Hanover, MA 02339 USA Tel. +1-781-985-4510 www.nowpublishers.com [email protected] Outside North America: now Publishers Inc. PO Box 179 2600 AD Delft The Netherlands Tel. +31-6-51115274 The preferred citation for this publication is P. Li, Parallel Circuit Simulation: A Historical Perspective and Recent Developments, Foundations and Trends R in Elec- tronic Design Automation, vol 5, no 4, pp 211{318, 2011 ISBN: 978-1-60198-514-9 c 2012 P. Li All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, mechanical, photocopying, recording or otherwise, without prior written permission of the publishers. Photocopying. In the USA: This journal is registered at the Copyright Clearance Cen- ter, Inc., 222 Rosewood Drive, Danvers, MA 01923. Authorization to photocopy items for internal or personal use, or the internal or personal use of specific clients, is granted by now Publishers Inc for users registered with the Copyright Clearance Center (CCC). The `services' for users can be found on the internet at: www.copyright.com For those organizations that have been granted a photocopy license, a separate system of payment has been arranged.
    [Show full text]
  • PLM Industry Summary Jillian Hayes, Editor Vol
    PLM Industry Summary Jillian Hayes, Editor Vol. 14 No 21 Friday 25 May 2012 Contents Acquisitions _______________________________________________________________________ 2 3D Systems Acquires Bespoke Innovations ___________________________________________________2 AVEVA Acquires Bocad _________________________________________________________________3 EMC Acquires Syncplicity ________________________________________________________________4 Hexagon Acquires Norwegian Software Company myVR _______________________________________5 IFS Continues to Invest in Mobility & Field Service Management with the Acquisition of Metrix LLC. ___5 SAP to Expand Cloud Presence with Acquisition of Ariba _______________________________________7 CIMdata News _____________________________________________________________________ 9 CIMdata Publishes “Delivering PLM Technology to Solve Food & Beverage Industry Issues”___________9 “One Siemens”—Observations from the 2012 Siemens PLM Connections Event ____________________11 Company News ____________________________________________________________________ 13 Applied Software Earns Autodesk Simulation Specialization ____________________________________13 Atos Wins Major UK IT Outsourcing Contract _______________________________________________14 Carbon Design Systems, Cadence Partner for IP Optimization ___________________________________15 IMAGINiT Technologies Earns Autodesk Simulation Specialisation in Australia ____________________16 ITI TranscenData Joins the 3D PDF Consortium ______________________________________________17
    [Show full text]
  • Press Releases
    Press Releases O'Melveny Represents Berkeley Design Automation in Agreement to be Acquired by Mentor Graphics March 21, 2014 RELATED PROFESSIONALS FOR IMMEDIATE RELEASE Contact: Brian Covotta Julie Fei O’Melveny & Myers LLP Piper Hall O’Melveny & Myers LLP Silicon Valley 213.430.7792 202.220.5022 D: +1­650­473­2649 [email protected] [email protected] Warren T. Lazarow Silicon Valley D: +1­650­473­2637 SILICON VALLEY ─ March 21, 2014 ─ O’Melveny & Myers LLP is representing Berkeley Design Automation, Inc., a recognized leader in nanometer circuit verification for analog, mixed­signal, RF, and custom digital verification, in its agreement to be acquired by Mentor Graphics Corp., a leader in electronic design automation. The O’Melveny team was spearheaded by partners Warren Lazarow and Brian Covotta. O’Melveny is a leading firm in the electronic design automation (EDA) sector, having handled more than 40 M&A transactions in the space over the past 10 years. The Firm’s work led by Lazarow and Covotta includes the acquisition of Sierra Design Automation by Mentor Graphics; the acquisition of Brion Technologies by ASML; the acquisitions of Clear Shape Technologies, CommandCAD, Q Design Automation, and Taray by Cadence Design Systems; the acquisitions of Knights Technology and Mojave Design by Magma Design Automation; and the acquisitions of ArchPro Design Automation, Everest Design Automation, InnoLogic, Magma Design Automation, and VaST Systems by Synopsys. About O’Melveny & Myers LLP With approximately 800 lawyers in 16 offices worldwide, O’Melveny & Myers LLP helps industry leaders across a broad array of sectors manage the complex challenges of succeeding in the global economy.
    [Show full text]