DOCSLIB.ORG

Electronics Design Automation VAISHALI UMREDKAR

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Electronics Design Automation VAISHALI UMREDKAR EDA Electronics Design Automation VAISHALI UMREDKAR Products and services from well-known companies and also see for career opportunities and skill sets. Companies Listed 1. Cadence Design Systems (I) Pvt Ltd 2. MAGMA Design Automation India Pvt. Ltd. 3. Fujitsu Microelectronics Asia Pte Ltd 4. SoftJin Technologies Pvt. Ltd. 5. Atrenta 6. Silicon Interfaces 7. Embedded Systems Solutions Pvt Ltd 8. Poseidon Design Systems verification IPs and multicore processing support for EDA flows as a result of increased integration. EDA industry has to be a step ahead of the lectronics Design Automation (EDA) is the set of technology and continue to innovate and develop Esoftware tools used for chip design. With the design methods and tools capable of addressing growing use of semiconductor devices in India, new phenomena and design problems. EDA industry is witnessing an ample growth. Here we take a pleasure to introduce some of the The key focus areas for the EDA industry will be new leading EDA companies providing effective design design for manufacturing technologies as designs tools which can rectify some of the challenges move to advanced nodes; verification and facing the industry today. Cadence Design Systems (I) Pvt Ltd (Since 1988) Cadence enables global electronic design EDA Products & Services: Cadence offers solutions for advance node, low power and innovation and plays an essential role in the mixed signal design, enterprise verification, system development, and software as a service. creation of today's integrated circuits and electronics. The company is headquartered in Cadence offers products across the breadth and depth of VLSI design, include products for San Jose, Calif., with sales offices, design system design and verification, functional verification, logic design, custom design, digital centers, and research facilities around the world implementation, RF design, PCB and IC packaging design and manufacturing signoff. to serve the global electronics industry. Contact: Noida office: Plot 57A, B & C, NSEZ , Noida Special Economic Zone, Noida, 201305 India Phone: +91-120-398 4000 Rahul Arya Email: [email protected] Website: www.cadence.com Marketing & Technical Sales Director MAGMA Design Automation India Pvt. Ltd. (Since 2003) Magma Design Automation is one of the largest, EDA Products & Services: Magma Design Automation provides EDA software that fastest-growing providers of Electronic Design provides chip designers with the “Fastest Path to Silicon,”(tm) enabling them to meet critical Automation (EDA) software. Magma's EDA time-to-market objectives, improve chip performance and handle multimillion-gate designs. software for IC implementation, analysis, Key product lines include the Talus IC implementation system, the Titan custom/mixed-signal design platform and the Quartz analysis and verification products. Fab analysis products physical verification, circuit simulation and include Camelot and YieldManager. characterization is recognized as embodying the best in semiconductor technology, enabling Contact: Prestige Tech Park, Jupiter (2A) Block, 2nd Floor, Sarjapur-Marathahalli Ring Road, the world's top chip companies to "Design Vivek Raghavan Kadabeesanahalli Village, Varthur Hobli, Bangalore 560 103, Managing Director Ahead of the Curve"™ while reducing design Tel: +91-80-40242 700 & VP (CDBU) time and costs Email: [email protected], Website: www.magma-da.com EDA Fujitsu Microelectronics Asia Pte Ltd (Since 1986) Fujitsu Microelectronics Asia Pte Ltd (FMAL) EDA Products & Services: was established in 1986 to provide • Wafer Foundry Service • ASICs(Semicustom) semiconductor sales and support solutions to • Microcontrollers - FR Family, F²MC Family, Development Environment customers in Southeast Asia, India and Oceania. • ASSPs - WiMAX, H.264, Graphics Controllers, 1394 Automotive, USB 3.0-SATA Bridge FMAL offers a diverse array of application- ICs, SSCG, Power Management ICs oriented semiconductor products and solutions • such as ASIC, ASSPs, microcontrollers / System Memory - FRAM, FCRAM™ microprocessors (FR-V), System Memory Contact : Unit No. 3, Level 8, Innovator, International Tech Park, Whitefield Road Toshihiko Tanaka (FRAM / FCRAM) and System LSIs (DVD MPEG Bangalore, India 560066 Phone No.: (91) 80-28419990 President Source Decoders / MPEG –2 Encoders). Email:[email protected] Website: www.fmal.fujitsu.com SoftJin Technologies Pvt. Ltd. (Since 2000) SoftJin is a growing technology company that EDA Products & Services: SoftJin has expertise and experience in developing tools that provides innovative, customized software and span the entire design spectrum including System design automation, Logic Design design solutions enabling semiconductor Automation, Physical Design Automation, Post Layout tools. SoftJin also has deep expertise in design and manufacturing. the areas of complex GUI development, OpenAccess based tool development, Design Flow SoftJin has a hybrid business model composed and Validation Services. SoftJin offers EDA products in Post Layout and Mask Manufacturing of mix of high-end R&D Services and Area. SoftJin's products in Post Layout areas include: differentiated Software Products. SoftJin offers NxCompare is a fast and versatile comparison tool that can be used to compare any two customized Electronic Design Automation Layout or Mask databases. (EDA) software development solutions using a NxDAT is software for efficient Analysis, Classification and Trend Analysis of Defects Kamal Aggarwal combination of EDA building blocks and custom VP – Marketing and software services. identified by Mask Inspection Systems. Strategy Nirmaan is a unique software development toolkit for EDA tool developers for accelerating Contact: 102, 1st Floor, Mobius Tower, SJP iPark, EPIP, Whitefield the development of optimized Post-Layout EDA tools, including DFM/DFY tools. Bangalore – 560 066 Tel.: 91-80-41779999 SoftJin offers EDA Components targeted for FPGA and other Programmable Platform fabrics. Email: [email protected] Website: www.softjin.com Atrenta (Since 2001) Atrenta is the leading provider of Early Design EDA Products & Services: Atrenta's SpyGlass® and 1Team® product lines form a Closure® solutions to radically improve design complete, proven solution to achieve Early Design Closure. Atrenta tools provide an efficiency throughout the IC design flow. environment to achieve certification of RTL/Netlist and constraints for predictable Customers benefit from Atrenta tools and implementation. These product families address issues with architecture capture, IP import methodologies to capture design intent, explore and chip assembly, synthesizability, CDC, power management, constraints management, implementation alternatives, validate RTL and optimize designs early, before expensive and DFT and area, timing and power estimates. Atrenta's GuideWare™ reference methodologies time-consuming detailed implementation. allow Early Design Closure solutions to easily fit into your existing design flows. Sushil Gupta Atrenta provides the most comprehensive Contact: Vice President and solution in the industry for Early Design Closure. A-9, Sector 4, Noida, 201 301, UP (India) Tel: +91-120-309-7800 Managing Director Email: [email protected] Website: www.atrenta.com Silicon Interfaces (Since 1990) Silicon Interfaces is India's premium Design Available IP’s: Services company and provider of quality IP’s in • Wireless - 802.11 a/b/g MAC, Bluetooth Baseband the Wireless Networking and Data • Communication - USB2.0 Function Controller, USB On-the-Go, 1394, 8530, UART Communication space. • Networking - Gigabit Ethernet MAC, 7990, SONET STS 1/3 Framer In brief Silicon Interfaces ® offers Design, • Interconnect - Infiniband, Rapid IO Verification and Backend Services that include: • Microcontroller – 8051 • Domain expertise in Wireless, Networking, Verification IP’s: Communication and Interconnect. Manoj Singh • OVCs - GEMAC, 1394 Officer • HDL implementation in SystemVerilog/ • SV VMM - USB2.0 Business Operations Verilog/ VHDL/SystemC. • • Targeted to SoC, ASIC and FPGAs. uVCs - 1394 • • Proven, Mature Plug & Play Design IP Cores. eVCs / eRM - 1394, UART • Verification IPs in SystemVerilog /e based on OVM/URM/ eRM Methodology. Contact: 606 Nirman Kendra, E-Moses Road, Mahalaxmi, Mumbai - 400011, India • IC Physical Implementation, FPGA Validation Tel.: (+91-22) 2491 3024 / 2206 9450 services & EDA Product Support Services. Email: [email protected] Website: www.siliconinterfaces.com EDA Embedded Systems Solutions Pvt Ltd (Since 1996) Vendors for Hardware & Software Development EDA Products & Services: Tools for Embedded Systems Altium Designer – A single solution to develop hardware, programmable hardware and The company is Value Added Resellers in India software allows to take designs from concept to manufacture within a single unified for ALTIUM Ltd., Australia (www.altium.com) environment. EDA Products from ALTIUM are : Altium Nanoboard 2 : The NanoBoard NB2 enhances your ability to design, implement and debug an Designer, NanoBoard 2 and Nanoboad 3000. entire FPGA-based system design before moving to a production PCB. Use the NanoBoard as a system prototyping and development platform, as an educational hands-on teaching tool, Contact: #37, ‘Embedded Home’, 36th Cross, II or as a complete test bed for FPGA-based embedded system design. Its power, flexibility and tight integration with Altium Designer open up the exciting possibilities of soft system design to Gurunatham G
Load more

Recommended publications
  • Final Program November 7 - 10, 2011 San Jose, Ca
    2011 FINAL PROGRAM NOVEMBER 7 - DESIGN10, TOOLS ASIC 2011 ENGINEERING VERIFICATION STRUCTURE ESDA SAN JOSE,PLANS CA CHIP EFFICIENCY INNOVATION DESIGN SIGNAL MIXED MIXED OPPORTUNITY CAD LOGIC SYNTHESIS COMPLEXITY MANUFACTURING IEEE/ACM TEMPLATES APPLIED SCIENCE PATTERN FPGA EDA AUTOMATION INTERNATIONAL METHODOLOGIES TECHNOLOGY EXHIBITCONFERENCE ON ADVANCEMENT STANDARDS CONCEPTION COMPLIANCE PIONEERING MECHANICS COMPUTER-AIDED CIRCUITS NETWORKING WORKFLOWDESIGN ELECTRONIC DESIGN2011 www.ICCAD.com www.iccad.com 2011 ICCAD continues to be the premier conference devoted to technical innovations in design automation. ICCAD’s program of technical papers, tutorials, panels, and keynote highlight ICCAD continues to host one‑day topical workshops providing focused the most important current and future research challenges. A day of coverage of topics of emerging and current interest. This year, four workshops, workshops on hot topics caps a week of non‑stop technical excitement. And on lithography, variability modeling/characterization, constraints in formal as always, a large number of side meetings and social events provide plenty of verification and adaptive power management will take place on Thursday, opportunities for networking and meeting colleagues and friends. November 10. This year’s CANDE workshop will also be co‑located with ICCAD in San Jose, and held in parallel with ICCAD workshops on Thursday, November 10. This year’s ICCAD starts on Monday, November 7 and continues through Wednesday, November 9. You will find up‑to‑date details on the conference website, http://www.iccad.com. Finally, ICCAD 2011 is privileged to have a keynote address from Dr. Georg Sigl of Technische Univ. München. Prof. Sigl will provide unique insights into the design of secure hardware systems, and asks what role EDA will play in the The core of ICCAD has always been the contributed research paper program.
    [Show full text]
  • Magma Design Automation, Inc. Securities Litigation 05-CV-02394
    3:05-cv-02394-CRB Document 138 Filed 11/09/2007 Page 1 of 2 1 2 3 4 5 6 7 8 9 10 UNITED STATES DISTRICT COURT 11 NORTHERN DISTRICT OF CALIFORNIA 12 SAN FRANCISCO DIVISION 13 IN RE: MAGMA DESIGN AUTOMATION, ) Case No.: C-05-2394 CRB INC. SECURITIES LITIGATION ) 14 ) CLASS ACTION 15 DECLARATION OF BLAINE F. NYE, This Document Relates to: ) PH.D. 16 ) 17 ALL ACTIONS ) DATE: November 30, 2007 18 ) TIME: 10:00 a.m. CTRM: 8, 19th 19 ) JUDGE: Hon Charles R. Breyer 20 21 22 23 24 25 26 27 28 II DECLARATION OF BLAINE F. NYE, PH.D. Case No. C-05-2394 CRB DOCS\418640v 1 3:05-cv-02394-CRB Document 138 Filed 11/09/2007 Page 2 of 2 1 I, BLAINE F. NYE, declares: 2 1. I have been retained by Counsel for Lead Plaintiff to provide expert 3 opinions in this action. I submit this declaration, in support of Lead Plaintiffs Memorandum in 4 Opposition to Defendants' Motion for Summary Judgment. 5 2. Attached hereto as Exhibit A is a true and correct copy of the Report of Blaine F. Nye, Ph.D dated October I I, 2007. 3. Attached. hereto as Exhibit B is a true and correct copy of the Declaration and Rebuttal Report of Blaine F. Nye, Ph.D dated November 9, 2007. 1 declare under penalty of perjury under the laws of the United States of America that the 10 foregoing is true and correct. Executed this 9th. day of November, 2007 at Redwood City, 11 California.
    [Show full text]
  • UNITED STATES SECURITIES and EXCHANGE COMMISSION Washington, DC 20549 FORM 10-K
    UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C. 20549 FORM 10-K (Mark One) È ANNUAL REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the year ended October 31, 2013 OR ‘ TRANSITION REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the transition period from to Commission File Number 0-19807 SYNOPSYS, INC. (Exact name of registrant as specified in its charter) Delaware 56-1546236 (State or other jurisdiction of (I.R.S. Employer incorporation or organization) Identification No.) 700 East Middlefield Road, Mountain View, California 94043 (Address of principal executive offices, including zip code) (650) 584-5000 (Registrant’s telephone number, including area code) Securities Registered Pursuant to Section 12(b) of the Act: Title of Each Class Name of Each Exchange on Which Registered Common Stock, $0.01 par value NASDAQ Global Select Market Securities Registered Pursuant to Section 12(g) of the Act: None Indicate by check mark if the registrant is a well-known seasoned issuer, as defined in Rule 405 of the Securities Act. Yes È No ‘ Indicate by check mark if the registrant is not required to file reports pursuant to Section 13 or Section 15(d) of the Act. Yes ‘ No È Indicate by check mark whether the registrant (1) has filed all reports required to be filed by Section 13 or 15(d) of the Securities Exchange Act of 1934 during the preceding 12 months (or for such shorter period that the registrant was required to file such reports), and (2) has been subject to such filing requirements for the past 90 days.
    [Show full text]
  • Supply Chain Innovation: Responding to Dynamic Challenges
    Global Semiconductor Alliance SURVIVING UNDER CURRENT MARKET CONDITIONS RISK MANAGEMENT IN THE SEMICONDUCTOR SUPPLY CHAIN FAKING IT: WHY COUNTERFEITING IS THE SYMPTOM, NOT THE DISEASE ACCELERATING TECHNOLOGY EVOLUTION THROUGH PROCESS OUTSOURCING SEMICONDUCTOR EQUIPMENT SERVICE SUPPLY CHAIN—ANTICIPATING THE UPTURN Supply Chain Innovation: Responding to Dynamic Challenges Vol.16 No.3 Sept. 2009 Published by GSA $60 (U.S.) 1 A Powerful Platform for Amazing Performance Performance. To get it right, you need a foundry with an Open Innovation Platform™ and process technologies that provides the flexibility to expertly choreograph your success. To get it right, you need TSMC. Whether your designs are built on mainstream or highly advanced processes, TSMC ensures your products achieve maximum value and performance. Product Differentiation. Increased functionality and better system performance drive product value. So you need a foundry partner who keeps your products at their innovative best. TSMC’s robust platform provides the options you need to increase functionality, maximize system performance and ultimately differentiate your products. Faster Time-to-Market. Early market entry means more product revenue. TSMC’s DFM-driven design initiatives, libraries and IP programs, together with leading EDA suppliers and manufacturing data-driven PDKs, shorten your yield ramp. That gets you to market in a fraction of the time it takes your competition. Investment Optimization. Every design is an investment. Function integration and die size reduction help drive your margins. It’s simple, but not easy. We continuously improve our process technologies so you get your designs produced right the first time. Because that’s what it takes to choreograph a technical and business success.
    [Show full text]
  • Si2 Member Report 2010
    Si2Si2 MemberMember ReportReport 20102010 InnovationInnovation ThroughThrough CollaborationCollaboration BoardBoard ofof DirectorsDirectors 20102010 -- 20112011 TermTerm Apache Design Systems ARM AMD Vic Kulkarni John Goodenough Jim Miller Sr VP/General Manager of VP, Design Vice President, RTL Business Unit Technology & Automation Design Engineering Cadence Design Systems IBM Intel Charlie Huang Dr Leon Stok Rahul Goyal Senior Vice President VP, EDA Director, EDA Business and Chief Strategy Officer National GLOBALFOUNDRIES LSI Semiconductor Mojy Chian Prabhakaran Krishnamurthy James Lin Senior VP, Design Senior Director, Design VP Technology Enablment Implementation Infrastructure Group Synopsys Si2 John Chilton Steve Schulz Sr. VP & General Manager President & CEO LetterLetter fromfrom thethe ChairmanChairman Prabhu Krishnamurthy - LSI Senior Director, Design Implementation Si2 Board of Directors Chair As we turn the leaf on another successful year of collaboration at Si2, it is time to reflect on our collective accomplishments for 2010. Si2 started off the year approving the formation of a new coalition, "OpenPDK", with the goal of improving efficiency and interoperability for the creation of process design kits (PDKs), which are used universally across our industry. We are extremely pleased with the excitement that this new coalition has created, and we now have 15 member companies who are actively contributing to support the broad technical scope of OpenPDK. This scope includes an open process specification with reference implementation and plug-ins; enhanced, standardized symbols and parameters; CDF parameter and callback standards; PDK targeting support added to the OpenDFM standard; standard Pcell parameters; OpenAccess technology file enhancements; and a standardized SPICE socket. 2010 was also a strong year of progress for Si2's other coalitions.
    [Show full text]
  • Technology Commercialization in the Area of Analog IC Design Automation
    Technology Commercialization in the Area of Analog IC Design Automation Miguel Ramos de Carvalho e Costa Thesis to obtain the Master of Science Degree in Industrial Engineering and Management Supervisor: Prof. Nuno Cavaco Gomes Horta Co-supervisor: Prof. Maria Margarida Martelo Catalão Lopes de Oliveira Pires Pina Examination Committee Chairperson: Prof. Acácio Manuel de Oliveira Porta Nova Co-supervisor: Prof. Maria Margarida Martelo Catalão Lopes de Oliveira Pires Pina Member of the Committee: Prof. António Miguel Areias Dias Amaral June 2014 RESUMO Esta dissertação procura servir como uma análise de viabilidade de uma potencial atividade de comercialização para o AIDA, um software de automação e otimização do projeto de circuitos integrados analógicos desenvolvido no Instituto de Telecomunicações (IT), Unidade de Investigação do Instituto Superior Técnico (IST). Neste documento é apresentada uma pesquisa do mercado em que este software se integra, através da análise de informação de vendas, a um nível global e para cada líder de mercado em particular, e de questionários realizados a projetistas de circuitos integrados (potenciais utilizadores do software). Esta análise permite a identificação da estrutura do mercado e do comportamento dos participantes, bem como de funcionalidades de produto com importância para os projetistas, cuja integração no AIDA deve ser considerada. É também apresentada uma breve revisão bibliográfica referente à transferência de tecnologia de modo a perceber este fenómeno e como as características do produto e dos seus responsáveis afetam a comercialização – encontrando evidência que aponta para uma estratégia de licenciamento. Os resultados de uma análise financeira baseada nas vendas e custos estimados da constituição de uma start-up para explorar o potencial económico do produto demonstram que, sob as condições apresentadas, existe um potencial financeiro relevante nesta alternativa.
    [Show full text]
  • Cadence Design Systems, Inc. 2012 Annual Report Cadence Is a Global Technology Leader in Software, Hardware, IP, and Services for Electronic Design
    Cadence Design Systems, Inc. 2012 Annual Report Cadence is a global technology leader in software, hardware, IP, and services for electronic design. By delivering critical design technology for creating, integrating, and optimizing designs, Cadence enables customers to realize silicon, SoCs, and complete systems on schedule at lower costs with higher quality. Lip-Bu Tan President and Chief Executive Officer DEAR SHAREHOLDERS: In 2012, Cadence continued to perform well, grow our business, and improve our financial performance, despite global economic challenges and uncertainty in the semiconductor industry. Revenue grew 15% to $1.33 billion, operating profitability significantly improved, and operating cash flow increased 32% to $316 million. We also strengthened the Cadence team by hiring more than 700 employees worldwide, mostly in research and development and technical support functions. In keeping with our commitment to be a technology leader, we continued to invest in our product lines and delivered significant innovations to our customers. Our challenging, rewarding, customer-focused corporate culture was the foundation to our ongoing success in 2012. Cadence thrives on solving significant SoC Realization, which includes design and consumption. This technology, along with challenges for our customers in the verification IP, is a fast-growing business for FinFET technology, holds great promise for semiconductor and electronics industries. us and represents a significant opportunity. helping extend Moore’s Law. Opportunities for Cadence to thrive are Cadence offers differentiated, high- Our financial results in 2012 reflect solid created by trends like connectivity, mobility, performance and high-quality IP serving the execution, with strong financial returns that social media, cloud computing, and the rapid-growth mobile, video, and network enabled us to invest for future growth.
    [Show full text]
  • Optimality Study of Logic Synthesis for LUT-Based Fpgas Jason Cong and Kirill Minkovich
    230 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 26, NO. 2, FEBRUARY 2007 Optimality Study of Logic Synthesis for LUT-Based FPGAs Jason Cong and Kirill Minkovich Abstract—Field-programmable gate-array (FPGA) logic syn- thesis and technology mapping have been studied extensively over the past 15 years. However, progress within the last few years has slowed considerably (with some notable exceptions). It seems natural to then question whether the current logic-synthesis and technology-mapping algorithms for FPGA designs are produc- ing near-optimal solutions. Although there are many empirical studies that compare different FPGA synthesis/mapping algo- rithms, little is known about how far these algorithms are from the optimal (recall that both logic-optimization and technology- mapping problems are NP-hard, if we consider area optimization in addition to delay/depth optimization). In this paper, we present a novel method for constructing arbitrarily large circuits that have known optimal solutions after technology mapping. Using these circuits and their derivatives (called Logic synthesis Exam- ples with Known Optimal (LEKO) and Logic synthesis Exam- ples with Known Upper bounds (LEKU), respectively), we show that although leading FPGA technology-mapping algorithms can produce close to optimal solutions, the results from the entire logic-synthesis flow (logic optimization + mapping) are far from optimal. The LEKU circuits were constructed to show where the logic synthesis flow can be improved, while the LEKO circuits specifically deal with the performance of the technology map- ping. The best industrial and academic FPGA synthesis flows Fig. 1. Possible area-minimal mapping solutions.
    [Show full text]
  • Cadence Design Systems, Inc. Annual Report on Form 10-K for the Fiscal Year Ended December 28, 2019
    UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C. 20549 FORM 10-K (Mark One) È ANNUAL REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the fiscal year ended December 28, 2019 OR ‘ TRANSITION REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the transition period from to . Commission file number 000-15867 CADENCE DESIGN SYSTEMS, INC. (Exact name of registrant as specified in its charter) Delaware 00-0000000 (State or Other Jurisdiction of (I.R.S. Employer Incorporation or Organization) Identification No.) 2655 Seely Avenue, Building 5, San Jose, California 95134 (Address of Principal Executive Offices) (Zip Code) (408)-943-1234 (Registrant’s Telephone Number, including Area Code) Securities registered pursuant to Section 12(b) of the Act: Title of Each Class Trading Symbol(s) Names of Each Exchange on which Registered Common Stock, $0.01 par value per share CDNS Nasdaq Global Select Market Securities registered pursuant to Section 12(g) of the Act: None Indicate by check mark if the registrant is a well-known seasoned issuer, as defined in Rule 405 of the Securities Act. Yes È No ‘ Indicate by check mark if the registrant is not required to file reports pursuant to Section 13 or Section 15(d) of the Act. Yes ‘ No È Indicate by check mark whether the registrant (1) has filed all reports required to be filed by Section 13 or 15(d) of the Securities Exchange Act of 1934 during the preceding 12 months (or for such shorter period that the registrant was required to file such reports), and (2) has been subject to such filing requirements for the past 90 days.
    [Show full text]
  • Parallel Circuit Simulation: a Historical Perspective and Recent Developments Full Text Available At
    Full text available at: http://dx.doi.org/10.1561/1000000020 Parallel Circuit Simulation: A Historical Perspective and Recent Developments Full text available at: http://dx.doi.org/10.1561/1000000020 Parallel Circuit Simulation: A Historical Perspective and Recent Developments Peng Li Texas A&M University College Station, Texas 77843 USA [email protected] Boston { Delft Full text available at: http://dx.doi.org/10.1561/1000000020 Foundations and Trends R in Electronic Design Automation Published, sold and distributed by: now Publishers Inc. PO Box 1024 Hanover, MA 02339 USA Tel. +1-781-985-4510 www.nowpublishers.com [email protected] Outside North America: now Publishers Inc. PO Box 179 2600 AD Delft The Netherlands Tel. +31-6-51115274 The preferred citation for this publication is P. Li, Parallel Circuit Simulation: A Historical Perspective and Recent Developments, Foundations and Trends R in Elec- tronic Design Automation, vol 5, no 4, pp 211{318, 2011 ISBN: 978-1-60198-514-9 c 2012 P. Li All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, mechanical, photocopying, recording or otherwise, without prior written permission of the publishers. Photocopying. In the USA: This journal is registered at the Copyright Clearance Cen- ter, Inc., 222 Rosewood Drive, Danvers, MA 01923. Authorization to photocopy items for internal or personal use, or the internal or personal use of specific clients, is granted by now Publishers Inc for users registered with the Copyright Clearance Center (CCC). The `services' for users can be found on the internet at: www.copyright.com For those organizations that have been granted a photocopy license, a separate system of payment has been arranged.
    [Show full text]
  • PLM Industry Summary Jillian Hayes, Editor Vol
    PLM Industry Summary Jillian Hayes, Editor Vol. 14 No 21 Friday 25 May 2012 Contents Acquisitions _______________________________________________________________________ 2 3D Systems Acquires Bespoke Innovations ___________________________________________________2 AVEVA Acquires Bocad _________________________________________________________________3 EMC Acquires Syncplicity ________________________________________________________________4 Hexagon Acquires Norwegian Software Company myVR _______________________________________5 IFS Continues to Invest in Mobility & Field Service Management with the Acquisition of Metrix LLC. ___5 SAP to Expand Cloud Presence with Acquisition of Ariba _______________________________________7 CIMdata News _____________________________________________________________________ 9 CIMdata Publishes “Delivering PLM Technology to Solve Food & Beverage Industry Issues”___________9 “One Siemens”—Observations from the 2012 Siemens PLM Connections Event ____________________11 Company News ____________________________________________________________________ 13 Applied Software Earns Autodesk Simulation Specialization ____________________________________13 Atos Wins Major UK IT Outsourcing Contract _______________________________________________14 Carbon Design Systems, Cadence Partner for IP Optimization ___________________________________15 IMAGINiT Technologies Earns Autodesk Simulation Specialisation in Australia ____________________16 ITI TranscenData Joins the 3D PDF Consortium ______________________________________________17
    [Show full text]
  • Press Releases
    Press Releases O'Melveny Represents Berkeley Design Automation in Agreement to be Acquired by Mentor Graphics March 21, 2014 RELATED PROFESSIONALS FOR IMMEDIATE RELEASE Contact: Brian Covotta Julie Fei O’Melveny & Myers LLP Piper Hall O’Melveny & Myers LLP Silicon Valley 213.430.7792 202.220.5022 D: +1­650­473­2649 [email protected] [email protected] Warren T. Lazarow Silicon Valley D: +1­650­473­2637 SILICON VALLEY ─ March 21, 2014 ─ O’Melveny & Myers LLP is representing Berkeley Design Automation, Inc., a recognized leader in nanometer circuit verification for analog, mixed­signal, RF, and custom digital verification, in its agreement to be acquired by Mentor Graphics Corp., a leader in electronic design automation. The O’Melveny team was spearheaded by partners Warren Lazarow and Brian Covotta. O’Melveny is a leading firm in the electronic design automation (EDA) sector, having handled more than 40 M&A transactions in the space over the past 10 years. The Firm’s work led by Lazarow and Covotta includes the acquisition of Sierra Design Automation by Mentor Graphics; the acquisition of Brion Technologies by ASML; the acquisitions of Clear Shape Technologies, CommandCAD, Q Design Automation, and Taray by Cadence Design Systems; the acquisitions of Knights Technology and Mojave Design by Magma Design Automation; and the acquisitions of ArchPro Design Automation, Everest Design Automation, InnoLogic, Magma Design Automation, and VaST Systems by Synopsys. About O’Melveny & Myers LLP With approximately 800 lawyers in 16 offices worldwide, O’Melveny & Myers LLP helps industry leaders across a broad array of sectors manage the complex challenges of succeeding in the global economy.
    [Show full text]