DOCSLIB.ORG

Final Program November 7 - 10, 2011 San Jose, Ca

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Final Program November 7 - 10, 2011 San Jose, Ca 2011 FINAL PROGRAM NOVEMBER 7 - DESIGN10, TOOLS ASIC 2011 ENGINEERING VERIFICATION STRUCTURE ESDA SAN JOSE,PLANS CA CHIP EFFICIENCY INNOVATION DESIGN SIGNAL MIXED MIXED OPPORTUNITY CAD LOGIC SYNTHESIS COMPLEXITY MANUFACTURING IEEE/ACM TEMPLATES APPLIED SCIENCE PATTERN FPGA EDA AUTOMATION INTERNATIONAL METHODOLOGIES TECHNOLOGY EXHIBITCONFERENCE ON ADVANCEMENT STANDARDS CONCEPTION COMPLIANCE PIONEERING MECHANICS COMPUTER-AIDED CIRCUITS NETWORKING WORKFLOWDESIGN ELECTRONIC DESIGN2011 www.ICCAD.com www.iccad.com 2011 ICCAD continues to be the premier conference devoted to technical innovations in design automation. ICCAD’s program of technical papers, tutorials, panels, and keynote highlight ICCAD continues to host one‑day topical workshops providing focused the most important current and future research challenges. A day of coverage of topics of emerging and current interest. This year, four workshops, workshops on hot topics caps a week of non‑stop technical excitement. And on lithography, variability modeling/characterization, constraints in formal as always, a large number of side meetings and social events provide plenty of verification and adaptive power management will take place on Thursday, opportunities for networking and meeting colleagues and friends. November 10. This year’s CANDE workshop will also be co‑located with ICCAD in San Jose, and held in parallel with ICCAD workshops on Thursday, November 10. This year’s ICCAD starts on Monday, November 7 and continues through Wednesday, November 9. You will find up‑to‑date details on the conference website, http://www.iccad.com. Finally, ICCAD 2011 is privileged to have a keynote address from Dr. Georg Sigl of Technische Univ. München. Prof. Sigl will provide unique insights into the design of secure hardware systems, and asks what role EDA will play in the The core of ICCAD has always been the contributed research paper program. design of future secure systems. We received 349 worldwide submissions and the technical program committee, after careful deliberation, selected 106 excellent papers for presentation. These papers are split into 26 sessions over the three days of the I hope you enjoy a week of ICCAD activities! technical program. In parallel with the technical program of submitted papers, ICCAD 2011 Joel Phillips features a full track of invited, tutorial, and special sessions. These sessions, General Chair given by world experts, are an excellent opportunity for updating your Cadence Research Labs knowledge in state‑of‑the‑art and emerging areas. Two “Designer Perspective” sessions highlight contemporary needs and gaps in EDA tools. This year we resume the traditional ICCAD panel series, exploring future EDA trends on Monday evening, and continuing discussion of the impact of parallel computation on Wednesday afternoon. November 7 - 10, 2011 • DoubleTree Hotel • San Jose, CA 2011 Table of Contents Welcome Message................................................................................................................................................................................................................ Inside Front Cover Hotel Map .....................................................................................................................................................................................................................................................................2 Best Paper Candidates/Committee ...................................................................................................................................................................................................................3 CADathlon at ICCAD ................................................................................................................................................................................................................................................4 Corporate Sponsors..................................................................................................................................................................................................................................................5 Monday ‑ Thursday Matrix ..............................................................................................................................................................................................................................6 ‑ 9 Opening Session/Awards ....................................................................................................................................................................................................................................10 Monday Keynote Address...................................................................................................................................................................................................................................11 Monday Sessions ...........................................................................................................................................................................................................................................12 ‑ 18 ACM/SIGDA Member Meeting..........................................................................................................................................................................................................................18 Tuesday Sessions ...........................................................................................................................................................................................................................................19 ‑ 27 EDA Consortium & IEEE CEDA Annual Phil Kaufman Award Dinner ................................................................................................................................................28 Wednesday Sessions ....................................................................................................................................................................................................................................29 ‑ 35 Thursday Workshops................................................................................................................................................................................................................................... 36 ‑ 40 Executive Committee .......................................................................................................................................................................................................................................... 43 Program Committee ....................................................................................................................................................................................................................................44 ‑ 45 Conference Sponsors ...................................................................................................................................................................................................................................46 ‑ 47 General Info/ICCAD Archive ......................................................................................................................................................................................................................48 ‑ 49 1 www.iccad.com 2011 2 Best Paper Candidates/Award Committee Best Paper Award Committee Helmut Graeb Azadeh Davoodi Martin D. F. Wong Yao‑Wen Chang Technische Univ. München Univ. of Wisconsin Univ. of Illinois National Taiwan Univ. Alper Demir Luis Miguel Silveira Sachin Sapatnekar Koc Univ. INSEC‑ID Univ. of Minnesota IEEE/ACM William J. McCalla ICCAD Best Paper Award Candidates Monday Sessions Wednesday Sessions 1A.1 LAYOUT DECOMPOSITION FOR TRIPLE PATTERNING LITHOGRAPHY 9B.1 FORMAL VERIFICATION OF PHASE‑LOCKED LOOPS USING Bei Yu, Boyang Zhang, Duo Ding, David Z. Pan - Univ. of Texas, Austin REACHABILITY ANALYSIS AND CONTINUIZATION Kun Yuan - Cadence Design Systems, Inc. Matthias Althoff, Akshay Rajhans, Bruce Krogh, Soner Yaldiz, Xin Li, 2A.1 A SIMPLR METHOD FOR ROUTABILITY‑DRIVEN PLACEMENT Larry Pileggi - Carnegie Mellon Univ. Jin Hu, Myung‑Chul Kim, Dong‑Jin Lee, Igor L. Markov - 9C.1 CACTI‑P: ARCHITECTURE‑LEVEL MODELING FOR SRAM‑BASED Univ. of Michigan STRUCTURES WITH ADVANCED LEAKAGE REDUCTION TECHNIQUES 2B.2 OPTIMAL STATISTICAL CHIP DISPOSITION Sheng Li, Norm Jouppi - Hewlett-Packard Labs. Vladimir Zolotov, Jinjun Xiong - IBM T.J. Watson Research Ctr. Ke Chen ‑ Univ. of Notre Dame and Hewlett-Packard Labs. 2C.1 IMPROVING SHARED CACHE BEHAVIOR OF MULTITHREADED Jay Brockman - Univ. of Notre Dame OBJECT‑ORIENTED APPLICATIONS IN MULTICORES Jung Ho Ahn - Seoul National Univ. Mahmut Kandemir, Shekhar Srikantaiah - Pennsylvania State Univ. 10A.1 GATE SIZING AND DEVICE TECHNOLOGY SELECTION ALGORITHMS Seung Woo Son - Argonne National Lab FOR HIGH‑PERFORMANCE INDUSTRIAL DESIGNS Muhammet Mustafa Ozda, Steven Burns - Intel Corp. TuesdaySessions Jiang Hu - Texas A&M Univ. 4A.1 MGR: MULTI‑LEVEL GLOBAL ROUTER Yue Xu,Chris Chu - Iowa State Univ. and Cadence Design Systems, Inc. Chris Chu - Iowa State Univ. 7B.1 MODEL ORDER REDUCTION OF FULLY PARAMETERIZED SYSTEMS BY RECURSIVE LEAST SQUARE OPTIMIZATION Zheng Zhang, Luca Daniel - Massachusetts Institute of Technology Ibrahim (Abe) M. Elfadel - Masdar Institute of Science and Tech. 3 November 7 - 10, 2011 • DoubleTree Hotel • San Jose, CA 2011 The CADathlon at ICCAD ACM/SIGDA
Load more

Recommended publications
  • Magma Design Automation, Inc. Securities Litigation 05-CV-02394
    3:05-cv-02394-CRB Document 138 Filed 11/09/2007 Page 1 of 2 1 2 3 4 5 6 7 8 9 10 UNITED STATES DISTRICT COURT 11 NORTHERN DISTRICT OF CALIFORNIA 12 SAN FRANCISCO DIVISION 13 IN RE: MAGMA DESIGN AUTOMATION, ) Case No.: C-05-2394 CRB INC. SECURITIES LITIGATION ) 14 ) CLASS ACTION 15 DECLARATION OF BLAINE F. NYE, This Document Relates to: ) PH.D. 16 ) 17 ALL ACTIONS ) DATE: November 30, 2007 18 ) TIME: 10:00 a.m. CTRM: 8, 19th 19 ) JUDGE: Hon Charles R. Breyer 20 21 22 23 24 25 26 27 28 II DECLARATION OF BLAINE F. NYE, PH.D. Case No. C-05-2394 CRB DOCS\418640v 1 3:05-cv-02394-CRB Document 138 Filed 11/09/2007 Page 2 of 2 1 I, BLAINE F. NYE, declares: 2 1. I have been retained by Counsel for Lead Plaintiff to provide expert 3 opinions in this action. I submit this declaration, in support of Lead Plaintiffs Memorandum in 4 Opposition to Defendants' Motion for Summary Judgment. 5 2. Attached hereto as Exhibit A is a true and correct copy of the Report of Blaine F. Nye, Ph.D dated October I I, 2007. 3. Attached. hereto as Exhibit B is a true and correct copy of the Declaration and Rebuttal Report of Blaine F. Nye, Ph.D dated November 9, 2007. 1 declare under penalty of perjury under the laws of the United States of America that the 10 foregoing is true and correct. Executed this 9th. day of November, 2007 at Redwood City, 11 California.
    [Show full text]
  • UNITED STATES SECURITIES and EXCHANGE COMMISSION Washington, DC 20549 FORM 10-K
    UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C. 20549 FORM 10-K (Mark One) È ANNUAL REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the year ended October 31, 2013 OR ‘ TRANSITION REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the transition period from to Commission File Number 0-19807 SYNOPSYS, INC. (Exact name of registrant as specified in its charter) Delaware 56-1546236 (State or other jurisdiction of (I.R.S. Employer incorporation or organization) Identification No.) 700 East Middlefield Road, Mountain View, California 94043 (Address of principal executive offices, including zip code) (650) 584-5000 (Registrant’s telephone number, including area code) Securities Registered Pursuant to Section 12(b) of the Act: Title of Each Class Name of Each Exchange on Which Registered Common Stock, $0.01 par value NASDAQ Global Select Market Securities Registered Pursuant to Section 12(g) of the Act: None Indicate by check mark if the registrant is a well-known seasoned issuer, as defined in Rule 405 of the Securities Act. Yes È No ‘ Indicate by check mark if the registrant is not required to file reports pursuant to Section 13 or Section 15(d) of the Act. Yes ‘ No È Indicate by check mark whether the registrant (1) has filed all reports required to be filed by Section 13 or 15(d) of the Securities Exchange Act of 1934 during the preceding 12 months (or for such shorter period that the registrant was required to file such reports), and (2) has been subject to such filing requirements for the past 90 days.
    [Show full text]
  • Energy Saxony
    ing·Working·Learning·RESEARCHING·PRODUCING·INVENTING·TRANSPORTING· THIN SAxony! INVENTING·LiVING·THINKINGA Place·Li in MotionVing·RESEARCHING·DeVeLoPING·LiVING·Learning LiVING·TRANSPORTING·LiVing·Working·Learning·reSearching·PRODUCING ·DeVeLoPING·Learning·THINKING·INVENTING·TransporTing·LiVing· a·PRODUCING·RESEARCHING·Working·LiVing·DeVeLoPING·Learning ·Learning·RESEARCHING·TransporTing·INVENTING·PRODUCING·THINKING·DeVeLoPING· ing·RESEARCHING·DeVeLoPING·LiVING·Learning·RESEARCHING·Working· Mobile DynaMic Flexible active vivacious Passionate 28 Infrastructure & Economy & Education, Training Research & Culture, Nature Location 6 Industry Sectors 9 & Qualification 14 Cooperation 18 & Recreation 23 Infrastructure – »Autoland Saxony« 10 Universities with Vibrant Research 19 Where Classic Meets Facts and Figures 8 Tradition 16 Cult 24 The Cradle of Science – Facts and Exceptional Studies 16 Custom-made Logistics 8 German Mechanical Figures 19 Vibrant Cities 25 Engineering 11 Practice-oriented (Cultural) Landscapes Vocational Training 16 Excellent University Economy – Facts and Research 20 26 Figures 12 Research as an Incen- From Water to »Silicon Saxony« 12 tive for Investments 20 Winter Sports 27 Environmental Focusing on the Technology and Future 22 Life Sciences 13 Source: Saxony Economic Development Corporation (WFS – Wirtschaftsförderung Sachsen GmbH) Company/Institution URL Company/Institution URL Infrastructure & Location Research & Cooperation DHL Leipzig Hub www.dp-dhl.de/leipzig AZZURRo Semiconductors AG www.azzurro-semiconductors.com
    [Show full text]
  • Supply Chain Innovation: Responding to Dynamic Challenges
    Global Semiconductor Alliance SURVIVING UNDER CURRENT MARKET CONDITIONS RISK MANAGEMENT IN THE SEMICONDUCTOR SUPPLY CHAIN FAKING IT: WHY COUNTERFEITING IS THE SYMPTOM, NOT THE DISEASE ACCELERATING TECHNOLOGY EVOLUTION THROUGH PROCESS OUTSOURCING SEMICONDUCTOR EQUIPMENT SERVICE SUPPLY CHAIN—ANTICIPATING THE UPTURN Supply Chain Innovation: Responding to Dynamic Challenges Vol.16 No.3 Sept. 2009 Published by GSA $60 (U.S.) 1 A Powerful Platform for Amazing Performance Performance. To get it right, you need a foundry with an Open Innovation Platform™ and process technologies that provides the flexibility to expertly choreograph your success. To get it right, you need TSMC. Whether your designs are built on mainstream or highly advanced processes, TSMC ensures your products achieve maximum value and performance. Product Differentiation. Increased functionality and better system performance drive product value. So you need a foundry partner who keeps your products at their innovative best. TSMC’s robust platform provides the options you need to increase functionality, maximize system performance and ultimately differentiate your products. Faster Time-to-Market. Early market entry means more product revenue. TSMC’s DFM-driven design initiatives, libraries and IP programs, together with leading EDA suppliers and manufacturing data-driven PDKs, shorten your yield ramp. That gets you to market in a fraction of the time it takes your competition. Investment Optimization. Every design is an investment. Function integration and die size reduction help drive your margins. It’s simple, but not easy. We continuously improve our process technologies so you get your designs produced right the first time. Because that’s what it takes to choreograph a technical and business success.
    [Show full text]
  • DAC Final Program Ad.Indd 1 4/5/2012 11:09:02 AM
    New Resources for ACM Members! ACM is the computing organization for practitioners, researchers, academics and students. Check out these new ACM Learning Center resources to advance your career and life-long learning goals: More than 130 new eBooks from Morgan Kaufmann: full-text versions of eBook titles published by Morgan Kaufmann and Syngress, in addition to the hundreds of online books and courses offered in the Learning Center: http://learning.acm.org. New Tech Pack on Business Intelligence and Data Management. Other Tech Packs, which are learning packages on cutting-edge topics that include both traditional and non-traditional learning resources, cover Cloud Computing, Parallel Computing, Enterprise Architecture, and Mobility. Webinars on Cloud Computing and Security: This year, ACM launched a free learning webinar series. "The Cloud in Your Hands: Marriage of Cloud Computing with Smart Devices" provides an introduction to the exciting new world of cloud-enabled mobile computing. "Security: Computing in an Adversarial Environment" introduces security fundamentals, describes the security mindset, and highlights the difficulties of achieving security. More topics are planned for this popular series! If you’re not already a member, join ACM now, and enjoy these valuable benefits: Communications of the ACM Career resources http://cacm.acm.org http://jobs.acm.org Discounted subscription to ACM’s Digital Library ACM Local Chapters http://dl.acm.org http://www.acm.org/chapters Discounts on Special Interest Group conferences ACM Special Interest Groups http://www.acm.org/calendar-of-events www.acm.org/sigs Go to www.acm.org/conf to join ACM, and start expanding your professional network today! TUESDAY, June 5, 12:00 pm - 2:00 pm | Room 303 IEEE CEDA Presents: Digital Analog Design Organizer: Joel Phillips, Cadence Design Systems Speaker: Mark Horowitz, Stanford University The past 30 years have seen enormous growth in the power and sophistication of digital- design tools, whereas progress in analog tools has been far more modest.
    [Show full text]
  • Advance Programme
    ADVANCE PROGRAMME follow us on www.date-conference.com Design, Automation and Test in Europe March 14 – 18, 2016, Dresden, Germany DATE16 DATE 2016 SPONSORS PROGRAMME GUIDE Media Partners 002 Welcome 004 DATE16 General Information 010 March 14 KEYNOTE SPEAKERS European Design and Automa- Electronic Design Automation Luc Van den hove, imec, BE 006 tion Association Consortium Antun Domic, Synopsys, Inc., US 007 Patrick Leteinturier, Infineon Technologies AG, DE 008 – 18, 2016, 18, Walden C. Rhines, Mentor Graphics Corporation, US 009 EXECUTIVE TRACK 013 Dresden, Germany Yervant Zorian, Synopsys, US IEEE Council on Electronic De- European Electronic Chips & Dresden, Germany sign Automation Systems design Initiative AUTOMOTIVE SYSTEMS 014 Samarjit Chakraborty, TU Munich, DE Wolfgang Ecker, Infineon Technologies, DE 2016, 18, – SECURE SYSTEMS 015 Ingrid Verbauwhede, KU Leuven and UCLA, BE Matthias Schunter, Intel, DE ACM Special Interest Group Russian Academy of Sciences on Design Automation March 14 SPECIAL SESSIONS 016 Giovanni De Micheli, EPFL, CH TECHNICAL CO-SPONSORS Marco Casale-Rossi, Synopsys, IT — IEEE Computer Society test technology technical Council (tttC) DATE 2016 – AT A GLANCE 018 — IEEE Solid-State Circuits Society (SSCS) A brief overview of the event — International Federation for Information Processing (IFIP) MONDAY TUTORIALS 027 Ten half-day tutorials EVENT SPONSORS OPENING PLENARY & AWARDS 040 Free for exhibition visitors TECHNICAL SESSIONS 041 Full listing of DATE technical programme, special sessions FRIDAY WORKSHOPS 094 Eight full-day workshops EXHIBITION THEATRE PROGRAMME 112 Free for exhibition visitors UNIVERSITY BOOTH 118 FRINGE MEETINGS & 123 COMMERCIAL SPONSORS CO-LOCATED WORKSHOPS EXHIBITION GUIDE 129 Committees 15 4 Detailed Index 15 8 Venue Plan C04 www.date-conference.com www.date-conference.com 1 DATE16 MEDIA PARTNERS MEDIA PARTNERS The DATE organisation and sponsors would like to extend their warmest gratitude to all press journalists who give DATE coverage in the editorial EE Times Europe DATE16 pages.
    [Show full text]
  • IEEE 2011 SCD Flyer
    2011 Semiconductor Conference Dresden Technology, Design, Packaging, Simulation and Test International Conference, Workshop and Table-top Exhibition September 27 to 28, 2011 - Dresden, Germany „Meet Leading Players and Experts at the SCD in Dresden, Germany“. The Largest Microelectronic Centre in Europe! Supported by and EDS Chapter Germany Welcome Note from Chair of SCD 2011 Dear Friends and Colleagues, it is a big pleasure for me to welcome you to the IEEE Semiconductor Conference Dresden (SCD) 2011. This year, the program includes plenary sessions, technical papers, poster presentations, a student event and an exhibition. The program covers circuit and system design, packaging, simulation and modeling, measuring and testing, semiconductor materials, technologies and fabrication. You have the opportunity to meet leading players and experts from all over the world. Dresden is well known as one of the largest microelectronic centers in the world. However, Dresden offers much more than sophisticated technologies. Do not miss to visit the beautiful old city centre and other sightseeing highlights such as the Elb-Schloesser, Meissen, Schloss Pillnitz or Schloss Moritzburg. If you have time you may go for an event in one of the concert halls or a hiking trip in the Saechsische Schweiz (30 min by train). Let’s meet for a drink during the social event! I’m glad that one of the most talented jazz bands in Saxony will present their latest album. I would like to thank all the persons who have contributed to the successful organization of this event. My special thanks go to Georg Schmidt, Joachim Burghartz, Robert Weigel, Thomas Geßner, Gerhard Fettweis and Dietmar Kissinger for their strong commitments.
    [Show full text]
  • Comments from the Editors Dear ACM/SIGDA Member
    1 August 2019, Vol. 49, No. 8 Online archive: http://www.sigda.org/newsletter 1. Note from the Editors From: Aida Todri-Sanial<[email protected]> 2. SIGDA News From: Xiang Chen <[email protected]> 3. SIGDA Local Chapter News From: Yanzhi Wang <[email protected]> 4. SIGDA Award From: Pingqiang Zhou <[email protected]> 5. "What is" Column Contributing author: Prof. Michel Kinsy, Boston University, USA <[email protected]> From: Wenchao Li <[email protected]> 6. Researcher Spotlight From: Rajsaktish Sankaranarayanan <[email protected]> 7. Paper Submission Deadlines From: Debjit Sinha <[email protected]> 8. Upcoming Symposia, Conferences and Workshops From: Debjit Sinha <[email protected]> 9. Funding Opportunities From: Jayita Das <[email protected]> 10. Call for Papers: Frontiers in Analog CAD From: Xin Li <[email protected]> 11. Call for Nominations: SIGDA Pioneering Achievement Award From: David Pan <[email protected]> 12. Call for Participation: MLCAD From: Jorg Henkel <[email protected]> 13. Call for Participation: CAD Contest at ICCAD 2019 From: Mark Po-Hung Lin <[email protected]> 14. SIGDA Diversity Advancement Grant 2019-2020 From: Xiaobo Sharon Hu <[email protected]> 15. Call for Papers: WOSET 2019 From: Sherief Reda <[email protected]> 16. Notice to Authors Comments from the Editors Dear ACM/SIGDA member, We are excited to present to you the August e-newsletter. We encourage you to invite your students and colleagues to be a part of the SIGDA newsletter. The newsletter covers a wide range of information from upcoming conference and funding deadlines, hot research topics to news from our community.
    [Show full text]
  • Si2 Member Report 2010
    Si2Si2 MemberMember ReportReport 20102010 InnovationInnovation ThroughThrough CollaborationCollaboration BoardBoard ofof DirectorsDirectors 20102010 -- 20112011 TermTerm Apache Design Systems ARM AMD Vic Kulkarni John Goodenough Jim Miller Sr VP/General Manager of VP, Design Vice President, RTL Business Unit Technology & Automation Design Engineering Cadence Design Systems IBM Intel Charlie Huang Dr Leon Stok Rahul Goyal Senior Vice President VP, EDA Director, EDA Business and Chief Strategy Officer National GLOBALFOUNDRIES LSI Semiconductor Mojy Chian Prabhakaran Krishnamurthy James Lin Senior VP, Design Senior Director, Design VP Technology Enablment Implementation Infrastructure Group Synopsys Si2 John Chilton Steve Schulz Sr. VP & General Manager President & CEO LetterLetter fromfrom thethe ChairmanChairman Prabhu Krishnamurthy - LSI Senior Director, Design Implementation Si2 Board of Directors Chair As we turn the leaf on another successful year of collaboration at Si2, it is time to reflect on our collective accomplishments for 2010. Si2 started off the year approving the formation of a new coalition, "OpenPDK", with the goal of improving efficiency and interoperability for the creation of process design kits (PDKs), which are used universally across our industry. We are extremely pleased with the excitement that this new coalition has created, and we now have 15 member companies who are actively contributing to support the broad technical scope of OpenPDK. This scope includes an open process specification with reference implementation and plug-ins; enhanced, standardized symbols and parameters; CDF parameter and callback standards; PDK targeting support added to the OpenDFM standard; standard Pcell parameters; OpenAccess technology file enhancements; and a standardized SPICE socket. 2010 was also a strong year of progress for Si2's other coalitions.
    [Show full text]
  • Technology Commercialization in the Area of Analog IC Design Automation
    Technology Commercialization in the Area of Analog IC Design Automation Miguel Ramos de Carvalho e Costa Thesis to obtain the Master of Science Degree in Industrial Engineering and Management Supervisor: Prof. Nuno Cavaco Gomes Horta Co-supervisor: Prof. Maria Margarida Martelo Catalão Lopes de Oliveira Pires Pina Examination Committee Chairperson: Prof. Acácio Manuel de Oliveira Porta Nova Co-supervisor: Prof. Maria Margarida Martelo Catalão Lopes de Oliveira Pires Pina Member of the Committee: Prof. António Miguel Areias Dias Amaral June 2014 RESUMO Esta dissertação procura servir como uma análise de viabilidade de uma potencial atividade de comercialização para o AIDA, um software de automação e otimização do projeto de circuitos integrados analógicos desenvolvido no Instituto de Telecomunicações (IT), Unidade de Investigação do Instituto Superior Técnico (IST). Neste documento é apresentada uma pesquisa do mercado em que este software se integra, através da análise de informação de vendas, a um nível global e para cada líder de mercado em particular, e de questionários realizados a projetistas de circuitos integrados (potenciais utilizadores do software). Esta análise permite a identificação da estrutura do mercado e do comportamento dos participantes, bem como de funcionalidades de produto com importância para os projetistas, cuja integração no AIDA deve ser considerada. É também apresentada uma breve revisão bibliográfica referente à transferência de tecnologia de modo a perceber este fenómeno e como as características do produto e dos seus responsáveis afetam a comercialização – encontrando evidência que aponta para uma estratégia de licenciamento. Os resultados de uma análise financeira baseada nas vendas e custos estimados da constituição de uma start-up para explorar o potencial económico do produto demonstram que, sob as condições apresentadas, existe um potencial financeiro relevante nesta alternativa.
    [Show full text]
  • Cadence Design Systems, Inc. 2012 Annual Report Cadence Is a Global Technology Leader in Software, Hardware, IP, and Services for Electronic Design
    Cadence Design Systems, Inc. 2012 Annual Report Cadence is a global technology leader in software, hardware, IP, and services for electronic design. By delivering critical design technology for creating, integrating, and optimizing designs, Cadence enables customers to realize silicon, SoCs, and complete systems on schedule at lower costs with higher quality. Lip-Bu Tan President and Chief Executive Officer DEAR SHAREHOLDERS: In 2012, Cadence continued to perform well, grow our business, and improve our financial performance, despite global economic challenges and uncertainty in the semiconductor industry. Revenue grew 15% to $1.33 billion, operating profitability significantly improved, and operating cash flow increased 32% to $316 million. We also strengthened the Cadence team by hiring more than 700 employees worldwide, mostly in research and development and technical support functions. In keeping with our commitment to be a technology leader, we continued to invest in our product lines and delivered significant innovations to our customers. Our challenging, rewarding, customer-focused corporate culture was the foundation to our ongoing success in 2012. Cadence thrives on solving significant SoC Realization, which includes design and consumption. This technology, along with challenges for our customers in the verification IP, is a fast-growing business for FinFET technology, holds great promise for semiconductor and electronics industries. us and represents a significant opportunity. helping extend Moore’s Law. Opportunities for Cadence to thrive are Cadence offers differentiated, high- Our financial results in 2012 reflect solid created by trends like connectivity, mobility, performance and high-quality IP serving the execution, with strong financial returns that social media, cloud computing, and the rapid-growth mobile, video, and network enabled us to invest for future growth.
    [Show full text]
  • SAENA KA IVS 3 Aufl ENG 210817.Indd
    ATLAS OF COMPETENCE in Intelligent Transport Systems in Saxony Published by: Saxon State Ministry of Economic Affairs, EDITION Labour and Transport (SMWA) rd New edition Press Office P.O. Box 10 03 29 Driver assistance systems 2017 01073 Dresden R e Germany v n Efficiency is io ed it www.smwa.sachsen.de a ed Data fusionnd d Edited by: (highly) automated driving updated 3r Sächsische Energieagentur – SAENA GmbH Sensor systems [email protected] Congestion prevention Data security www.ivs-sachsen.de Electric mobility Big Data Mobility Layout: Traffic safety Traffic Tracking technologies büro quer kommunikationsdesign Value creation Innovation Real time Printed by: Stoba-Druck, Lampertswalde Data protection Copy deadline: 3rd edition, August 2017 Circulation: 1,500 Vehicle2X grounds Testing Proofreading: driverless Energy saving The featured companies/institutions/organisations Translation: Connectivity Sustainability Information exchange SprachUnion Chemnitz Orders/downloads: www.ivs-sachsen.de protection Environmental Emissions reduction management parking space Intelligent Safety Know-how Copyright Telematics This publication is protected by copyright. All rights reserved, including the right to reprint excerpts Accident prevention www.smwa.sachsen.de and to make photomechanical reproductions. procedures Test Communication systems Traffic management Standardisation intermodal Multimodal applications MAP ATLAS OF COMPETENCE INTELLIGENT IN TRANSPORT SYSTEMS SAXONY IN – 3 Atlas of Competence in Intelligent Transport Systems in Saxony Words of
    [Show full text]