DOCSLIB.ORG

Cadence Design Systems, Inc. 2012 Annual Report Cadence Is a Global Technology Leader in Software, Hardware, IP, and Services for Electronic Design

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text

Load more

Cadence Design Systems, Inc. 2012 Annual Report Cadence is a global technology leader in software, hardware, IP, and services for electronic design. By delivering critical design technology for creating, integrating, and optimizing designs, Cadence enables customers to realize silicon, SoCs, and complete systems on schedule at lower costs with higher quality. Lip-Bu Tan President and Chief Executive Officer DEAR SHAREHOLDERS: In 2012, Cadence continued to perform well, grow our business, and improve our financial performance, despite global economic challenges and uncertainty in the semiconductor industry. Revenue grew 15% to $1.33 billion, operating profitability significantly improved, and operating cash flow increased 32% to $316 million. We also strengthened the Cadence team by hiring more than 700 employees worldwide, mostly in research and development and technical support functions. In keeping with our commitment to be a technology leader, we continued to invest in our product lines and delivered significant innovations to our customers. Our challenging, rewarding, customer-focused corporate culture was the foundation to our ongoing success in 2012. Cadence thrives on solving significant SoC Realization, which includes design and consumption. This technology, along with challenges for our customers in the verification IP, is a fast-growing business for FinFET technology, holds great promise for semiconductor and electronics industries. us and represents a significant opportunity. helping extend Moore’s Law. Opportunities for Cadence to thrive are Cadence offers differentiated, high- Our financial results in 2012 reflect solid created by trends like connectivity, mobility, performance and high-quality IP serving the execution, with strong financial returns that social media, cloud computing, and the rapid-growth mobile, video, and network enabled us to invest for future growth. “internet of things.” Each new electronic markets. In 2012, the revenue for our Shareholders were rewarded for our device – from consumer to communication design IP and verification IP products performance in 2012 with shares that to computing – is a unique combination of increased by more than 30%. increased 29% in value. We ended the year silicon, SoC, software, and system Our System Realization solutions span the with $827 million in cash and short-term technology that drives demand for Cadence system design cycle, from early architectural investments, an increase of $222 million design tools and IP. level software development through system after funding increased investment in R&D, Silicon Realization includes core electronic validation, prototyping, and circuit board acquisitions, and capital expenditures. Our design automation tools for designing layout. These solutions help customers ongoing focus on efficiency led to a further integrated circuits. We are well-positioned develop software and hardware 6 percentage point increase in our GAAP in this area, with leading solutions for concurrently to meet aggressive time-to- operating margin and put us within reach mixed-signal and low-power design that market objectives. Our Palladium® XP of our longer-term profitability goals. Our serve high-growth end markets such as Verification Computing Platform achieved financial success enables us to continue mobile, consumer, and network devices. In record revenue in 2012 through increased to make investments in R&D and acquired 2012, we strengthened our digital design demand from both semiconductor technology that serve our customers and capabilities as we collaborated with leading companies and systems companies. We also drive growth. ecosystem partners at the most advanced strengthened our offerings for printed In 2012, we achieved a major milestone by 16- and 14-nanometer FinFET based process circuit board design with the acquisition of completing the transition to a highly nodes. In addition, we announced successful Sigrity, Inc., which brought us advanced ratable business model while we tapeouts of advanced processors with two tools needed to design the complex, high- strengthened and expanded our product leading silicon foundries. density circuit boards. lines and customer relationships. In 2013, 2012 marked a milestone for our industry- Our customers rely on an ecosystem of we will continue to strengthen our culture leading Virtuoso® platform for custom, partners for success. In 2012, Cadence of innovation, deliver technical excellence analog, and mixed-signal design. The vast continued to strengthen its collaboration through our design tools and IP, and work majority of our customers have now with leading fabless semiconductor closely with our customers to help them upgraded to the current version of our companies, foundries, and IP providers. In build great products. I believe we are well product architecture, and a growing addition to working with leading IP positioned to drive continuing success in number of customers are taking advantage companies and foundries on 16- and 2013 and beyond. of the tight integration between our 14-nanometer designs, we worked with a Sincerely, analog and digital design flows by adopting leading silicon foundry to develop a 3D-IC both Virtuoso for analog design and our methodology and validate it in silicon. This Encounter® platform for digital design. We technology combines several chips in a also saw significant growth in the Incisive® single package, offers increased system platform for verification in 2012, driven performance and lowers power by increasing integration and complexity Lip-Bu Tan of designs. UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C. 20549 FORM 10-K (Mark One) È ANNUAL REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the fiscal year ended December 29, 2012 OR ‘ TRANSITION REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the transition period from to . Commission file number 0-15867 CADENCE DESIGN SYSTEMS, INC. (Exact name of registrant as specified in its charter) Delaware 77-0148231 (State or Other Jurisdiction of (I.R.S. Employer Incorporation or Organization) Identification No.) 2655 Seely Avenue, Building 5, San Jose, California 95134 (Address of Principal Executive Offices) (Zip Code) (408) 943-1234 (Registrant’s Telephone Number, including Area Code) Securities registered pursuant to Section 12(b) of the Act: Title of Each Class Names of Each Exchange on which Registered Common Stock, $0.01 par value per share NASDAQ Global Select Market Securities registered pursuant to Section 12(g) of the Act: None Indicate by check mark if the registrant is a well-known seasoned issuer, as defined in Rule 405 of the Securities Act. Yes [ X ] No [ ] Indicate by check mark if the registrant is not required to file reports pursuant to Section 13 or Section 15(d) of the Act. Yes [ ] No [ X ] Indicate by check mark whether the registrant: (1) has filed all reports required to be filed by Section 13 or 15(d) of the Securities Exchange Act of 1934 during the preceding 12 months (or for such shorter period that the registrant was required to file such reports), and (2) has been subject to such filing requirements for the past 90 days. Yes [ X ] No [ ] Indicate by check mark whether the registrant has submitted electronically and posted on its corporate Web site, if any, every Interactive Data File required to be submitted and posted pursuant to Rule 405 of Regulation S-T (§ 232.405 of this chapter) during the preceding 12 months (or for such shorter period that the registrant was required to submit and post such files). Yes [ X ] No [ ] Indicate by check mark if disclosure of delinquent filers pursuant to Item 405 of Regulation S-K is not contained herein, and will not be contained, to the best of registrant’s knowledge, in definitive proxy or information statements incorporated by reference in Part III of this Form 10-K or any amendment to this Form 10-K. [ ] Indicate by check mark whether the registrant is a large accelerated filer, an accelerated filer, a non-accelerated filer, or a smaller reporting company. See the definitions of “large accelerated filer,” “accelerated filer,” and “smaller reporting company” in Rule 12b-2 of the Exchange Act. (check one): Large accelerated filer [ X ] Accelerated filer [ ] Non-accelerated filer [ ] Smaller reporting company [ ] (Do not check if a smaller reporting company) Indicate by check mark whether the registrant is a shell company (as defined in Rule 12b-2 of the Act). Yes [ ] No [ X ] The aggregate market value of the voting and non-voting common equity held by non-affiliates computed by reference to the price at which the common equity was last sold as of the last business day of the registrant’s most recently completed second fiscal quarter ended June 30, 2012 was 3,021,086,192. On February 2, 2013, approximately 281,707,719 shares of the Registrant’s Common Stock, $0.01 par value, were outstanding. DOCUMENTS INCORPORATED BY REFERENCE Portions of the definitive proxy statement for Cadence Design Systems, Inc.’s 2013 Annual Meeting of Stockholders are incorporated by reference into Part III hereof. CADENCE DESIGN SYSTEMS, INC. ANNUAL REPORT ON FORM 10-K FOR THE FISCAL YEAR ENDED DECEMBER 29, 2012 Table of Contents Page PART I. Item 1. Business ............................................................... 1 Item 1A. Risk Factors ............................................................ 9 Item 1B. Unresolved Staff Comments ...............................................
Recommended publications
  • Cadence SPB / Orcad 17.4 System Requirements

    Cadence SPB / Orcad 17.4 System Requirements

    A Parallel Systems Technical Note Cadence SPB / OrCAD 17.4 System Requirements Supported Operating Systems Windows 10 (64-bit) Professional, including Dark Theme mode Windows Server 2012 (All Service Packs) Windows Server 2012 R2 Windows Server 2016 Note: Cadence Allegro and OrCAD products do not support Windows 10 Starter and Home Basic. In addition, Windows Server support does not include support for Windows Remote Desktop. Windows RT and Tablets/Phones, including Windows 10 Phone, are not supported. Note: 64-bit Windows require 64-bit Flex software dongle drivers if using dongle-based licensing. Recommended Hardware Intel® Core™ i7 4.30 GHz or AMD Ryzen™ 7 4.30 GHz with at least 4 cores Note: Faster processors are preferred. 16 GB RAM 50 GB free disk space (SSD drive is recommended) 1920 x 1200 display resolution with true color (at least 32bit colour) A dedicated graphics card supporting OpenGL, minimum 2GB (with additional support for DX11 for 3D Canvas) Dual monitors (For physical design) Broadband Internet connection for some service Ethernet port/card (for network communications and security hostID) Three-button Microsoft-compatible mouse Supported MATLAB Version R2019A-64Bit (For the PSpice-MATLAB interface) Microsoft SharePoint for Allegro Pulse Cadence® Allegro® Pulse supports an interface to Microsoft SharePoint. Following are the requirements for SharePoint: • Windows Server 2012 (64-bit) • SharePoint Foundation 2013 • Microsoft SQL Server 2012 (64-bit) • Following 64-bit browsers: • Microsoft® Internet Explorer® 11.0 on windows • Mozilla Firefox 52.0 ESR on Windows • Mozilla Firefox 52.0 on Linux • Google Chrome 58.0 on Windows Using Spaces in File and Directory Names Support for spaces in file and directory names applies only to Windows.
  • GS40 0.11-Μm CMOS Standard Cell/Gate Array

    GS40 0.11-Μm CMOS Standard Cell/Gate Array

    GS40 0.11-µm CMOS Standard Cell/Gate Array Version 1.0 January 29, 2001 Copyright Texas Instruments Incorporated, 2001 The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the materials, methods, techniques, or apparatus described herein are the exclusive property of Texas Instruments. No disclosure of information or drawings shall be made to any other person or organization without the prior consent of Texas Instruments. IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this war- ranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage (“Critical Applications”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WAR- RANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.
  • High-Level Synthesis Tools for Xilinx Fpgas

    High-Level Synthesis Tools for Xilinx Fpgas

    An Independent Evaluation of: High-Level Synthesis Tools for Xilinx FPGAs By the staff of Berkeley Design Technology, Inc. Executive Summary In 2009, Berkeley Design Technology Inc. (BDTI), an HLSTs provided roughly 40X better performance than a independent benchmarking and analysis firm, launched mainstream DSP processor, and that the high-level syn- the BDTI High-Level Synthesis Tool Certification Pro- thesis tools were able to achieve FPGA resource utiliza- gram™ to evaluate high-level synthesis tools for tion levels comparable to hand-written RTL code. FPGAs. Such tools take as their input a high-level repre- Furthermore, as we will discuss in this white paper, sentation of an application (written in C or MATLAB, for implementing our video application using the HLSTs example) and generate a register-transfer-level (RTL) along with Xilinx FPGA tools required a similar level of implementation for an FPGA. Thus far, two high-level effort as that required for the DSP processor. This find- synthesis tools, AutoESL’s AutoPilot and the Synopsys ing will no doubt be surprising to many, as FPGAs have Synphony C Compiler, have been certified under the historically required much more development time than program. DSPs. BDTI’s evaluation program uses two example appli- Based on our analysis, we believe that HLSTs can sig- cations, a video motion analysis application and a wireless nificantly increase the productivity of current FPGA receiver, to evaluate high-level synthesis tools (HLSTs) users. For those using DSP processors in highly demand- on a number of quantitative and qualitative metrics. As ing applications, we believe that FPGAs used with shown in Figure 1 and Figure 2, we found that the Xilinx HLSTs are worthy of serious consideration.
  • Introduction to Intel® FPGA IP Cores

    Introduction to Intel® FPGA IP Cores

    Introduction to Intel® FPGA IP Cores Updated for Intel® Quartus® Prime Design Suite: 20.3 Subscribe UG-01056 | 2020.11.09 Send Feedback Latest document on the web: PDF | HTML Contents Contents 1. Introduction to Intel® FPGA IP Cores..............................................................................3 1.1. IP Catalog and Parameter Editor.............................................................................. 4 1.1.1. The Parameter Editor................................................................................. 5 1.2. Installing and Licensing Intel FPGA IP Cores.............................................................. 5 1.2.1. Intel FPGA IP Evaluation Mode.....................................................................6 1.2.2. Checking the IP License Status.................................................................... 8 1.2.3. Intel FPGA IP Versioning............................................................................. 9 1.2.4. Adding IP to IP Catalog...............................................................................9 1.3. Best Practices for Intel FPGA IP..............................................................................10 1.4. IP General Settings.............................................................................................. 11 1.5. Generating IP Cores (Intel Quartus Prime Pro Edition)...............................................12 1.5.1. IP Core Generation Output (Intel Quartus Prime Pro Edition)..........................13 1.5.2. Scripting IP Core Generation....................................................................
  • Final Program November 7 - 10, 2011 San Jose, Ca

    Final Program November 7 - 10, 2011 San Jose, Ca

    2011 FINAL PROGRAM NOVEMBER 7 - DESIGN10, TOOLS ASIC 2011 ENGINEERING VERIFICATION STRUCTURE ESDA SAN JOSE,PLANS CA CHIP EFFICIENCY INNOVATION DESIGN SIGNAL MIXED MIXED OPPORTUNITY CAD LOGIC SYNTHESIS COMPLEXITY MANUFACTURING IEEE/ACM TEMPLATES APPLIED SCIENCE PATTERN FPGA EDA AUTOMATION INTERNATIONAL METHODOLOGIES TECHNOLOGY EXHIBITCONFERENCE ON ADVANCEMENT STANDARDS CONCEPTION COMPLIANCE PIONEERING MECHANICS COMPUTER-AIDED CIRCUITS NETWORKING WORKFLOWDESIGN ELECTRONIC DESIGN2011 www.ICCAD.com www.iccad.com 2011 ICCAD continues to be the premier conference devoted to technical innovations in design automation. ICCAD’s program of technical papers, tutorials, panels, and keynote highlight ICCAD continues to host one‑day topical workshops providing focused the most important current and future research challenges. A day of coverage of topics of emerging and current interest. This year, four workshops, workshops on hot topics caps a week of non‑stop technical excitement. And on lithography, variability modeling/characterization, constraints in formal as always, a large number of side meetings and social events provide plenty of verification and adaptive power management will take place on Thursday, opportunities for networking and meeting colleagues and friends. November 10. This year’s CANDE workshop will also be co‑located with ICCAD in San Jose, and held in parallel with ICCAD workshops on Thursday, November 10. This year’s ICCAD starts on Monday, November 7 and continues through Wednesday, November 9. You will find up‑to‑date details on the conference website, http://www.iccad.com. Finally, ICCAD 2011 is privileged to have a keynote address from Dr. Georg Sigl of Technische Univ. München. Prof. Sigl will provide unique insights into the design of secure hardware systems, and asks what role EDA will play in the The core of ICCAD has always been the contributed research paper program.
  • NOTICE of ANNUAL MEETING of STOCKHOLDERS April 23, 2001 ______

    NOTICE of ANNUAL MEETING of STOCKHOLDERS April 23, 2001 ______

    NOTICE OF ANNUAL MEETING OF STOCKHOLDERS April 23, 2001 ________________ To the Stockholders of Synopsys, Inc.: NOTICE IS HEREBY GIVEN that the Annual Meeting of Stockholders of Synopsys, Inc., a Delaware corporation (the “Company”), will be held on Monday, April 23, 2001, at 4:00 p.m., local time, at the Company’s principal executive offices at 700 East Middlefield Road, Mountain View, California 94043, for the following purposes: 1. To elect eight directors to serve for the ensuing year or until their successors are elected. 2. To approve an amendment to the Company’s Employee Stock Purchase Plan and International Employee Stock Purchase Plan to increase the number of shares of Common Stock reserved for issuance thereunder by 1,200,000 shares. 3. To approve an amendment to the 1992 Stock Option Plan to extend the term of the Plan from January 2002 to January 2007. 4. To ratify the appointment of KPMG LLP as independent auditors of the Company for fiscal year 2001. 5. To transact such other business as may properly come before the meeting or any adjournment or adjournments thereof. The foregoing items of business are more fully described in the Proxy Statement accompanying this Notice. Only stockholders of record at the close of business on February 26, 2001 are entitled to notice of and to vote at the meeting. All stockholders are cordially invited to attend the meeting in person. However, to assure your representation at the meeting, you are urged to sign and return the enclosed proxy (the “Proxy”) as promptly as possible in the envelope enclosed.
  • Designcon 2016 Needs and Capabilities for Modeling Of

    Designcon 2016 Needs and Capabilities for Modeling Of

    DesignCon 2016 Needs and Capabilities for Modeling of Capacitor Derating Panel discussion Brad Brim, Cadence Design Systems Istvan Novak, Oracle Tim Michalka, Qualcomm Technologies Wilmer Companioni, KEMET Electronics Shoji Tsubota, Murata Manufacturing Sam Chitwood, Cadence Design Systems Abstract Capacitors vary with temperature, bias voltage and age; a phenomenon typically referred to as derating. Libraries of SPICE or S-parameter models are provided by component manufacturers for non-derated components - new capacitors at a specific temperature and bias. Detailed derating data and related methodologies are often considered manufacturer-proprietary. Some manufacturers provide software to generate and display derated models while others specify general derating behavior in data sheets. OEMs have expressed a desire for more detailed and automated power integrity analyses to consider derating effects. Representatives from component manufacturers, OEMs and EDA will discuss these analysis needs and the electrical models required to support such. Audience participation is strongly encouraged to help judge the breadth of industry need in this area and help influence future contributions. TITLE Needs and Capabilities for Modeling of Capacitor Derating Moderator: Image Brad Brim (Cadence) Participants: Istvan Novak (Oracle) Tim Michalka (Qualcomm) Wilmer Companioni (KEMET) Shoji Tsubota (Murata) Sam Chitwood (Cadence) Needs and Capabilities for Modeling of Capacitor Derating Brad Brim (Cadence) 1 Moderator Brad Brim Product Engineering Architect, Cadence Design Systems [email protected] Brad has been in the EDA industry for more than 25 years. His graduate studies and initial commercial contributions were in the area of electromagnetic simulation and passive component modeling for circuit simulation. Some of the products he has worked on include: Momentum, ADS, HFSS, PowerSI and OptimizePI.
  • Magma Design Automation, Inc. Securities Litigation 05-CV-02394

    Magma Design Automation, Inc. Securities Litigation 05-CV-02394

    3:05-cv-02394-CRB Document 138 Filed 11/09/2007 Page 1 of 2 1 2 3 4 5 6 7 8 9 10 UNITED STATES DISTRICT COURT 11 NORTHERN DISTRICT OF CALIFORNIA 12 SAN FRANCISCO DIVISION 13 IN RE: MAGMA DESIGN AUTOMATION, ) Case No.: C-05-2394 CRB INC. SECURITIES LITIGATION ) 14 ) CLASS ACTION 15 DECLARATION OF BLAINE F. NYE, This Document Relates to: ) PH.D. 16 ) 17 ALL ACTIONS ) DATE: November 30, 2007 18 ) TIME: 10:00 a.m. CTRM: 8, 19th 19 ) JUDGE: Hon Charles R. Breyer 20 21 22 23 24 25 26 27 28 II DECLARATION OF BLAINE F. NYE, PH.D. Case No. C-05-2394 CRB DOCS\418640v 1 3:05-cv-02394-CRB Document 138 Filed 11/09/2007 Page 2 of 2 1 I, BLAINE F. NYE, declares: 2 1. I have been retained by Counsel for Lead Plaintiff to provide expert 3 opinions in this action. I submit this declaration, in support of Lead Plaintiffs Memorandum in 4 Opposition to Defendants' Motion for Summary Judgment. 5 2. Attached hereto as Exhibit A is a true and correct copy of the Report of Blaine F. Nye, Ph.D dated October I I, 2007. 3. Attached. hereto as Exhibit B is a true and correct copy of the Declaration and Rebuttal Report of Blaine F. Nye, Ph.D dated November 9, 2007. 1 declare under penalty of perjury under the laws of the United States of America that the 10 foregoing is true and correct. Executed this 9th. day of November, 2007 at Redwood City, 11 California.
  • GS30 Product Overview

    GS30 Product Overview

    GS30 0.15-µm CMOS Standard Cell/Gate Array Version 1.0 February, 2001 Copyright Texas Instruments Incorporated, 2001 The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the materials, methods, techniques, or apparatus described herein are the exclusive property of Texas Instruments. No disclosure of information or drawings shall be made to any other person or organization without the prior consent of Texas Instruments. IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this war- ranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage (“Critical Applications”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WAR- RANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.
  • Cadence Design Systems, Inc

    Cadence Design Systems, Inc

    Confidential Cadence Design Systems, Inc. February/March 2019 Safe Harbor Statement and Regulation G Safe Harbor Statement The following discussion contains forward looking statements, and our actual results may differ materially from those expectations discussed here. Additional information concerning factors that could cause such a difference can be found in our Form 10-Q for the quarter ended September 29, 2018, our Form 10-K for the year ended December 29, 2018, the company’s future filings with the Securities and Exchange Commission and the cautionary statements regarding forward-looking statements in our February 19, 2019 earnings press release for the quarter ended December 29, 2018. Regulation G In addition to financial results prepared in accordance with Generally Accepted Accounting Principles, or GAAP, this presentation will also contain certain non-GAAP financial measures. Cadence management believes that in addition to using GAAP results in evaluating our business, it can also be useful to measure results using certain non-GAAP financial measures. Investors and potential investors are encouraged to review the reconciliation of non-GAAP financial measures with their most direct comparable GAAP financial results, including those set forth in our February 19, 2019 press release and our CFO Commentary for the quarter ended December 29, 2018, both of which can be found in the quarterly earnings section of the investor relations portion of our website at cadence.com. 2 © 2019 Cadence Design Systems, Inc. All rights reserved. Cadence-at-a-glance • Leading provider of system design enablement (SDE) solutions – software, hardware, and IP • Mission critical technology for designing today’s electronic systems • Culture of innovation - more than 20 significant new products in last 3 years • Subscription software model with very high customer renewal rates and loyalty • Revenue: ~$2.14B • Headquarters in Silicon Valley ~7500 employees worldwide NASDAQ: CDNS; S&P 500 & Nasdaq 100 indexes 3 © 2019 Cadence Design Systems, Inc.
  • Luxury Tech Entrepreneurship & Affluencer Management

    Luxury Tech Entrepreneurship & Affluencer Management

    Université Côte d'Azur, Launchmetrics, TikTok & the City of Cannes partner to launch the first Luxury Tech Riviera The south of France to become home to the new academic and research program focused on Luxury Tech Entrepreneurship & Affluencer Management CANNES, FRANCE (Thursday May 6, 2021) - Université Côte d'Azur announced today its partnership with Launchmetrics — the leading Brand Performance Cloud for Fashion, Luxury and Beauty — TikTok and the City of Cannes to create an academic and research collaboration focused on Luxury Tech with an emphasis on Luxury Tech Entrepreneurship & Affluencer Management. When the world recovers from the pandemic and businesses turn to new mediums to connect with their customers, creators and affluencers will be pivotal in driving success in today’s economic climate. This new global research and innovation program targets the analysis of affluencers — affluent consumers who also influence others’ shopping and buying behaviors — through a scientific approach that combines: artificial intelligence, deep learning, predictive analysis, nowcasting, semantic web, customer analysis, behavioral economics and emotions. Given the city’s long standing connection to the glamourized lifestyle, it’s fitting for a program as such to be launched in Cannes, affirming its status as the first Luxury Tech Riviera. The collaboration will launch with a Master of Science program in Luxury Tech Entrepreneurship & Affluencer Management at the Université Côte d'Azur commencing this October (enrollment is now open). The partnership
  • Invest in Côte D'azur Daily News NVIDIA Se Développe À Sophia Antipolis

    Invest in Côte D'azur Daily News NVIDIA Se Développe À Sophia Antipolis

    Invest in Côte d'Azur Daily News http://www.investincotedazur.com/fr/ http://www.investincotedazur.com/en/ TECHNOLOGIES DE L'INFORMATION 03/02/2012 NVIDIA se développe à Sophia Antipolis NVIDIA officialise son implantation après le rachat en juin dernier du centre de R&D d’ICERA Les équipes de développement d’ICERA France travaillent sur les couches logicielles qui permettent d’accéder à la 4G et d’être compatibles avec la 3G, avec cette acquisition, NVIDIA, étend ses offres pour les marchés des téléphones et des tablettes, et renforce ses possibilités de croissance internationale pour les activités de bande de base d'Icera. Icera détient plus de 550 brevets déposés et en cours dans le monde entier, et ses modems sans fil haut débit ont été adoptés par plus de 50 sociétés de télécommunication dans le monde. En associant les produits et les technologies des sociétés, y compris le processeur Tegra de NVIDIA, NVIDIA souhaite renforcer sa position de leader sur le marché des mobiles en pleine expansion. L'acquisition, d'un montant de 367 millions de dollars (Groupe ICERA), est accompagnée d’un développement des effectifs. La société qui emploie déjà 102 ingénieurs à Sophia Antipolis, souhaite faire progresser ses effectifs avec le recrutement de 37 personnes dès l’année 2012 et 15 pour l’année 2013. Déclarations lors de l’acquisition en juin dernier : “C'est une étape clé dans les projets de NVIDIA visant à devenir un acteur majeur de la révolution informatique mobile," déclarait Jen-Hsun Huang, le Pdg de NVIDIA. “L'ajout de la technologie d'Icera à Tegra nous donne une plateforme exceptionnelle pour soutenir les meilleurs téléphones et tablettes du marché.” “Icera est un partenaire parfait pour NVIDIA.