DOCSLIB.ORG

Intel® Quartus® Prime Standard Edition User Guide Getting Started

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Intel® Quartus® Prime Standard Edition User Guide Getting Started Intel® Quartus® Prime Standard Edition User Guide Getting Started Updated for Intel® Quartus® Prime Design Suite: 18.1 Subscribe UG-20173 | 2018.09.24 Send Feedback Latest document on the web: PDF | HTML Contents Contents 1. Introduction to Intel® Quartus® Prime Standard Edition.................................................5 1.1. Selecting an Intel Quartus Prime Software Edition......................................................7 1.2. Introduction to Intel Quartus Prime Standard Edition Revision History...........................8 2. Managing Intel Quartus Prime Projects.......................................................................... 9 2.1. Viewing Basic Project Information.......................................................................... 10 2.1.1. Viewing Project Reports............................................................................ 11 2.1.2. Viewing Project Messages......................................................................... 12 2.2. Intel Quartus Prime Project Contents......................................................................13 2.2.1. Project File Best Practices..........................................................................14 2.3. Managing Project Settings.....................................................................................15 2.3.1. Specifying the Target Device or Board.........................................................16 2.3.2. Optimizing Project Settings....................................................................... 18 2.4. Managing Logic Design Files.................................................................................. 20 2.4.1. Including Design Libraries......................................................................... 21 2.4.2. Creating a Project Copy............................................................................ 21 2.5. Managing Timing Constraints.................................................................................21 2.6. Integrating Other EDA Tools.................................................................................. 22 2.7. Exporting Compilation Results............................................................................... 23 2.7.1. Exporting a Version-Compatible Compilation Database ................................. 24 2.7.2. Importing a Version-Compatible Compilation Database .................................24 2.7.3. Exporting a Design Partition...................................................................... 24 2.7.4. Clearing Compilation Results..................................................................... 25 2.8. Migrating Projects Across Operating Systems...........................................................26 2.8.1. Migrating Design Files and Libraries............................................................26 2.8.2. Design Library Migration Guidelines............................................................ 27 2.9. Archiving Projects................................................................................................ 28 2.9.1. Manually Adding Files To Archives.............................................................. 28 2.9.2. Archiving Compilation Results.................................................................... 29 2.9.3. Archiving Projects for Service Requests.......................................................29 2.9.4. Using External Revision Control..................................................................30 2.10. Command-Line Interface.....................................................................................31 2.10.1. Project Revision Commands.....................................................................31 2.10.2. Project Archive Commands...................................................................... 32 2.10.3. Project Database Commands................................................................... 32 2.10.4. Project Library Commands.......................................................................33 2.11. Managing Projects Revision History.......................................................................34 3. Design Planning............................................................................................................ 36 3.1. Design Planning...................................................................................................36 3.2. Create a Design Specification and Test Plan............................................................. 36 3.3. Plan for the Target Device..................................................................................... 36 3.3.1. Device Migration Planning......................................................................... 38 3.4. Plan for Intellectual Property Cores........................................................................ 38 3.5. Plan for Standard Interfaces..................................................................................39 3.6. Plan for Device Programming.................................................................................39 3.7. Plan for Device Power Consumption........................................................................40 3.8. Plan for Interface I/O Pins.....................................................................................42 Intel Quartus Prime Standard Edition User Guide: Getting Started Send Feedback 2 Contents 3.8.1. Simultaneous Switching Noise Analysis....................................................... 43 3.9. Plan for other EDA Tools....................................................................................... 44 3.9.1. Third-Party Synthesis Tools....................................................................... 44 3.9.2. Third-Party Simulation Tools...................................................................... 44 3.10. Plan for On-Chip Debugging Tools.........................................................................44 3.11. Plan HDL Coding Styles.......................................................................................45 3.11.1. Design Recommendations........................................................................46 3.11.2. Recommended HDL Coding Styles............................................................ 46 3.11.3. Managing Metastability........................................................................... 46 3.12. Plan for Hierarchical and Team-Based Designs........................................................47 3.12.1. Flat Compilation without Design Partitions................................................. 47 3.12.2. Incremental Compilation with Design Partitions.......................................... 48 3.12.3. Planning Design Partitions and Floorplan Location Assignments.....................48 3.13. Design Planning Revision History..........................................................................49 4. Introduction to Intel FPGA IP Cores..............................................................................52 4.1. IP Catalog and Parameter Editor............................................................................ 53 4.1.1. The Parameter Editor................................................................................53 4.1.2. Adding IP Cores to the IP Catalog...............................................................54 4.1.3. IP General Settings.................................................................................. 55 4.1.4. Installing and Licensing Intel FPGA IP Cores................................................ 56 4.1.5. Best Practices for Intel FPGA IP..................................................................59 4.2. Generating IP Cores (Intel Quartus Prime Standard Edition)...................................... 59 4.2.1. IP Core Generation Output (Intel Quartus Prime Standard Edition)..................60 4.3. Modifying an IP Variation...................................................................................... 61 4.4. Upgrading IP Cores.............................................................................................. 62 4.4.1. Upgrading IP Cores at Command-Line.........................................................64 4.4.2. Migrating IP Cores to a Different Device...................................................... 65 4.4.3. Troubleshooting IP or Platform Designer System Upgrade.............................. 66 4.5. Simulating Intel FPGA IP Cores.............................................................................. 68 4.5.1. Generating IP Simulation Files................................................................... 68 4.5.2. Using NativeLink Simulation (Intel Quartus Prime Standard Edition)................69 4.6. Synthesizing IP Cores in Other EDA Tools................................................................ 71 4.7. Instantiating IP Cores in HDL.................................................................................71 4.7.1. Example Top-Level Verilog HDL Module....................................................... 71 4.7.2. Example Top-Level VHDL Module................................................................71 4.8. Introduction to Intel FPGA IP Cores Revision History................................................. 72 5. Migrating to Intel Quartus Prime Pro Edition................................................................ 73 5.1. Keep Pro Edition Project Files Separate................................................................... 73 5.2. Upgrade Project Assignments and Constraints..........................................................73
Load more

Recommended publications
  • Nios II Custom Instruction User Guide
    Nios II Custom Instruction User Guide Subscribe UG-20286 | 2020.04.27 Send Feedback Latest document on the web: PDF | HTML Contents Contents 1. Nios II Custom Instruction Overview..............................................................................4 1.1. Custom Instruction Implementation......................................................................... 4 1.1.1. Custom Instruction Hardware Implementation............................................... 5 1.1.2. Custom Instruction Software Implementation................................................ 6 2. Custom Instruction Hardware Interface......................................................................... 7 2.1. Custom Instruction Types....................................................................................... 7 2.1.1. Combinational Custom Instructions.............................................................. 8 2.1.2. Multicycle Custom Instructions...................................................................10 2.1.3. Extended Custom Instructions................................................................... 11 2.1.4. Internal Register File Custom Instructions................................................... 13 2.1.5. External Interface Custom Instructions....................................................... 15 3. Custom Instruction Software Interface.........................................................................16 3.1. Custom Instruction Software Examples................................................................... 16
    [Show full text]
  • Intel Quartus Prime Pro Edition User Guide: Programmer Send Feedback
    Intel® Quartus® Prime Pro Edition User Guide Programmer Updated for Intel® Quartus® Prime Design Suite: 21.2 Subscribe UG-20134 | 2021.07.21 Send Feedback Latest document on the web: PDF | HTML Contents Contents 1. Intel® Quartus® Prime Programmer User Guide..............................................................4 1.1. Generating Primary Device Programming Files........................................................... 5 1.2. Generating Secondary Programming Files................................................................. 6 1.2.1. Generating Secondary Programming Files (Programming File Generator)........... 7 1.2.2. Generating Secondary Programming Files (Convert Programming File Dialog Box)............................................................................................. 11 1.3. Enabling Bitstream Security for Intel Stratix 10 Devices............................................ 18 1.3.1. Enabling Bitstream Authentication (Programming File Generator)................... 19 1.3.2. Specifying Additional Physical Security Settings (Programming File Generator).............................................................................................. 21 1.3.3. Enabling Bitstream Encryption (Programming File Generator).........................22 1.4. Enabling Bitstream Encryption or Compression for Intel Arria 10 and Intel Cyclone 10 GX Devices.................................................................................................. 23 1.5. Generating Programming Files for Partial Reconfiguration.........................................
    [Show full text]
  • Introduction to Intel® FPGA IP Cores
    Introduction to Intel® FPGA IP Cores Updated for Intel® Quartus® Prime Design Suite: 20.3 Subscribe UG-01056 | 2020.11.09 Send Feedback Latest document on the web: PDF | HTML Contents Contents 1. Introduction to Intel® FPGA IP Cores..............................................................................3 1.1. IP Catalog and Parameter Editor.............................................................................. 4 1.1.1. The Parameter Editor................................................................................. 5 1.2. Installing and Licensing Intel FPGA IP Cores.............................................................. 5 1.2.1. Intel FPGA IP Evaluation Mode.....................................................................6 1.2.2. Checking the IP License Status.................................................................... 8 1.2.3. Intel FPGA IP Versioning............................................................................. 9 1.2.4. Adding IP to IP Catalog...............................................................................9 1.3. Best Practices for Intel FPGA IP..............................................................................10 1.4. IP General Settings.............................................................................................. 11 1.5. Generating IP Cores (Intel Quartus Prime Pro Edition)...............................................12 1.5.1. IP Core Generation Output (Intel Quartus Prime Pro Edition)..........................13 1.5.2. Scripting IP Core Generation....................................................................
    [Show full text]
  • Intel® Arria® 10 Device Overview
    Intel® Arria® 10 Device Overview Subscribe A10-OVERVIEW | 2020.10.20 Send Feedback Latest document on the web: PDF | HTML Contents Contents Intel® Arria® 10 Device Overview....................................................................................... 3 Key Advantages of Intel Arria 10 Devices........................................................................ 4 Summary of Intel Arria 10 Features................................................................................4 Intel Arria 10 Device Variants and Packages.....................................................................7 Intel Arria 10 GX.................................................................................................7 Intel Arria 10 GT............................................................................................... 11 Intel Arria 10 SX............................................................................................... 14 I/O Vertical Migration for Intel Arria 10 Devices.............................................................. 17 Adaptive Logic Module................................................................................................ 17 Variable-Precision DSP Block........................................................................................18 Embedded Memory Blocks........................................................................................... 20 Types of Embedded Memory............................................................................... 21 Embedded Memory Capacity in
    [Show full text]
  • Intel FPGA Product Catalog Devices: 10 Nm Device Portfolio Intel Agilex FPGA and Soc Overview
    • Cover TBD INTEL® FPGA PRODUCT CATALOG Version 19.3 CONTENTS Overview Acceleration Platforms and Solutions Intel® FPGA Solutions Portfolio 1 Intel FPGA Programmable Acceleration Overview 61 Devices Intel Acceleration Stack for Intel Xeon® CPU with FPGAs 62 Intel FPGA Programmable Acceleration Cards 63 10 nm Device Portfolio - Intel AgilexTM - Intel Programmable Acceleration Card with 63 FPGA and SoC Overview 2 Intel Arria 10 GX FPGA - Intel Agilex FPGA Features 4 - Intel FPGA Programmable Acceleration Card D5005 64 Generation 10 Device Portfolio - Intel FPGA Programmable Acceleration Card N3000 65 - Generation 10 FPGAs and SoCs 6 - Intel FPGA Programmable Acceleration Card 66 - Intel Stratix® 10 FPGA and SoC Overview 7 Comparison - Intel Stratix 10 FPGA Features 9 Accelerated Workload Solutions 67 - Intel Stratix 10 SoC Features 11 - Intel Stratix 10 TX Features 13 - Intel Stratix 10 MX Features 15 Design Tools, OS Support, and Processors - Intel Stratix 10 DX Features 17 Intel Quartus® Prime Software 68 - Intel Arria® 10 FPGA and SoC Overview 20 DSP Builder for Intel FPGAs 71 - Intel Arria 10 FPGA Features 21 Intel FPGA SDK for OpenCL™ 72 - Intel Arria 10 SoC Features 23 - Intel Cyclone® 10 FPGA Overview 25 Intel SoC FPGA Embedded Development Suite 73 - Intel Cyclone 10 GX FPGA Features 26 SoC Operating System Support 74 - Intel Cyclone 10 LP FPGA Features 27 Nios® II Processor 75 - Intel MAX® 10 FPGA Overview 29 - Intel MAX 10 FPGA Features 30 Nios II Processor Embedded Design Suite 76 Nios II Processor Operating System Support 28
    [Show full text]
  • Intel FPGA SDK for Opencl Pro Edition: Programming Guide Send Feedback
    Intel® FPGA SDK for OpenCL™ Pro Edition Programming Guide Updated for Intel® Quartus® Prime Design Suite: 21.2 Subscribe UG-OCL002 | 2021.06.23 Send Feedback Latest document on the web: PDF | HTML Contents Contents 1. Intel® FPGA SDK for OpenCL™ Overview......................................................................... 7 1.1. Intel FPGA SDK for OpenCL Pro Edition Programming Guide Prerequisites......................7 1.2. Intel FPGA SDK for OpenCL FPGA Programming Flow..................................................8 2. Intel FPGA SDK for OpenCL Offline Compiler Kernel Compilation Flows........................ 10 2.1. One-Step Compilation for Simple Kernels................................................................ 11 2.2. Multistep Intel FPGA SDK for OpenCL Pro Edition Design Flow.................................... 12 3. Obtaining General Information on Software, Compiler, and Custom Platform...............16 3.1. Displaying the Software Version (version)............................................................... 16 3.2. Displaying the Compiler Version (-version).............................................................. 16 3.3. Listing the Intel FPGA SDK for OpenCL Utility Command Options (help).......................17 3.3.1. Displaying Information on an Intel FPGA SDK for OpenCL Utility Command Option (help <command_option>)............................................................. 17 3.4. Listing the Intel FPGA SDK for OpenCL Offline Compiler Command Options (no argument, -help, or -h)......................................................................................17
    [Show full text]
  • Intel® Arria® 10 FPGA Performance Benchmarking Methodology and Results
    WHITE PAPER FPGA Intel® Arria® 10 FPGA Performance Benchmarking Methodology and Results Intel Arria 10 FPGAs deliver more than a speed grade faster core performance † and up to a 20% fMAX advantage for publicly available OpenCore designs. Authors Introduction Martin S. Won This paper presents a rigorous methodology for evaluating and benchmarking the Senior Member of Technical Staff core performance of the Intel® Arria® 10 FPGA programmable logic product family, Intel Programmable Solutions Group with the goal of transparently presenting the methods and data such that any interested party can reproduce and analyze the results.† To this end, ten publicly- Madhu Monga available designs from OpenCores representing a variety of functions were Applications Engineer implemented in a device from the Intel Arria 10 FPGA family and a device from the Intel Programmable Solutions Group closest competitor: the Xilinx* UltraScale* family. The benchmark results show that Intel Arria 10 FPGAs deliver up to 20% higher performance than Xilinx UltraScale devices, as measured by the maximum clock frequencies achieved in the example designs across a range of device utilization.† Background: evaluating the performance of Intel FPGA and Table of Contents SoC products Introduction ....................1 The programmable logic industry does not have a standard benchmarking Background: evaluating the methodology. Therefore, Intel employs rigorous internal analysis using a broad performance of Intel FPGA and combination of customer and internally-generated designs to understand and SoC products .................1 quantify the performance of its programmable logic products relative to prior- generation Intel products and competing products. The designs are collected from Increasing transparency via a variety of market segments, such as high-performance computing, image and OpenCore-based performance video processing, wired and wireless communications, and consumer products.
    [Show full text]
  • Embedded Design Handbook
    Embedded Design Handbook Subscribe EDH | 2020.07.22 Send Feedback Latest document on the web: PDF | HTML Contents Contents 1. Introduction................................................................................................................... 6 1.1. Document Revision History for Embedded Design Handbook........................................ 6 2. First Time Designer's Guide............................................................................................ 8 2.1. FPGAs and Soft-Core Processors.............................................................................. 8 2.2. Embedded System Design...................................................................................... 9 2.3. Embedded Design Resources................................................................................. 11 2.3.1. Intel Embedded Support........................................................................... 11 2.3.2. Intel Embedded Training........................................................................... 11 2.3.3. Intel Embedded Documentation................................................................. 12 2.3.4. Third Party Intellectual Property.................................................................12 2.4. Intel Embedded Glossary...................................................................................... 13 2.5. First Time Designer's Guide Revision History............................................................14 3. Hardware System Design with Intel Quartus Prime and Platform Designer.................
    [Show full text]
  • AN 821: Interface Planning for Intel® Stratix® 10 Fpgas
    AN 821: Interface Planning for Intel® Stratix® 10 FPGAs Updated for Intel® Quartus® Prime Design Suite: 17.1 Subscribe AN-821 | 2017.12.15 Send Feedback Latest document on the web: PDF | HTML Contents Contents 1. Interface Planning for Intel® Stratix® 10 FPGAs............................................................. 3 1.1. FPGA_TOP Design Example Overview....................................................................... 3 1.2. Design Example Files............................................................................................. 5 1.3. Design Example Walkthrough.................................................................................. 6 1.3.1. Step 1: Project Setup.................................................................................6 1.3.2. Step 2: Initialize Interface Planner............................................................... 7 1.3.3. Step 3: Update Plan with Project Assignments............................................... 8 1.3.4. Step 4: Plan Periphery Placement................................................................ 8 1.3.5. Step 5: Report Placement Data.................................................................. 14 1.3.6. Step 6: Validate and Export Plan Constraints............................................... 15 1.3.7. Step 7: Apply Plan Constraints...................................................................16 1.4. Modifying the FPGA_TOP Design Example................................................................17 1.4.1. Modifying the VHDL Generics.....................................................................17
    [Show full text]
  • CPRI Intel® FPGA IP Core Release Notes
    CPRI Intel® FPGA IP Core Release Notes Subscribe RN-1107 | 2021.08.13 Send Feedback Latest document on the web: PDF | HTML Contents Contents 1. CPRI Intel® FPGA IP Core Release Notes........................................................................ 3 1.1. CPRI Intel FPGA IP v19.4.0..................................................................................... 3 1.2. CPRI Intel FPGA IP v19.3.0..................................................................................... 4 1.3. CPRI Intel FPGA IP v19.2.0..................................................................................... 4 1.4. CPRI Intel FPGA IP v18.1........................................................................................4 1.5. CPRI v7.0 IP Core v17.1......................................................................................... 5 1.6. CPRI v6.0 IP Core v17.0......................................................................................... 5 1.7. CPRI v6.0 IP Core v14.1......................................................................................... 6 1.8. CPRI v6.0 IP Core v14.0......................................................................................... 6 1.9. CPRI v5.0 IP Core v13.1......................................................................................... 6 1.10. CPRI v5.0 IP Core v13.0....................................................................................... 7 ® CPRI Intel FPGA IP Core Release Notes Send Feedback 2 RN-1107 | 2021.08.13 Send Feedback 1. CPRI Intel® FPGA
    [Show full text]
  • Intel® Quartus® Prime Standard Edition Handbook Volume 2 Design Implementation and Optimization
    Intel® Quartus® Prime Standard Edition Handbook Volume 2 Design Implementation and Optimization Updated for Intel® Quartus® Prime Design Suite: 17.1 Subscribe QPS5V2 | 2017.11.06 Send Feedback Latest document on the web: PDF | HTML Contents Contents 1 Constraining Designs..................................................................................................... 11 1.1 Constraining Designs with Intel Quartus Prime Tools.................................................. 11 1.1.1 Global Constraints and Assignments............................................................ 11 1.1.2 Node, Entity, and Instance-Level Constraints................................................ 12 1.1.3 Probing Between Components of the Intel Quartus Prime GUI......................... 14 1.1.4 Specifying Individual Timing Constraints...................................................... 14 1.2 Constraining Designs with Tcl Scripts....................................................................... 16 1.2.1 Generating Intel Quartus Prime Settings Files............................................... 16 1.2.2 Timing Analysis with .sdc Files and Tcl Scripts............................................... 18 1.2.3 Using Tcl-only Script Flows......................................................................... 19 1.3 A Fully Iterative Scripted Flow................................................................................ 22 1.4 Document Revision History.....................................................................................22 2 Managing
    [Show full text]
  • Getting Started with Intel's DE-Series Boards
    Getting Started with Intel’s DE-Series Boards For Quartus Prime 16.1 1 Introduction This document introduces Intel’s DE-series Development and Education Boards and the supporting materials pro- vided by Intel Corporation. It also explains the installation process needed to use a DE-series board connected to a computer that has the Quartus® Prime CAD system installed on it. Intel’s DE-series Development and Education Boards have been developed to provide an ideal vehicle for learning about digital technology in a laboratory setting. The DE-series boards are highly suitable for use in courses on digital logic, computer organization, and embedded systems, as well as for design projects. In addition to the DE-series board and the associated software, Intel provides supporting materials that include tutorials and laboratory exercises. Contents: • Purpose of a DE-Series Board • Scope of a DE-Series Board and Supporting Material • Installation of Software and Drivers • Using a DE-Series Board Intel Corporation - FPGA University Program 1 November 2016 GETTING STARTED WITH INTEL’S DE-SERIES BOARDS For Quartus Prime 16.1 2 Purpose of a DE-Series Board University and college courses on the design of logic circuits, computer organization, and embedded systems usually include a laboratory component. In a modern curriculum, the laboratory equipment should ideally exemplify state- of-the-art technology and design tools, but be suitable for exercises that range from the simple tasks that illustrate basic concepts to challenging designs that require knowledge of advanced topics. From the logistic point of view, it is ideal if the same equipment can be used in all cases.
    [Show full text]