DOCSLIB.ORG

Linux Day 2014 Milano Gnu/Linux Powerpc Notebook

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text

Load more

BUILD WITH US THE FIRST PowerPC OPEN SOURCE NOTEBOOK Who are we? ● We define ourselves as a Solidarity/Ethical/Passion driven community attorno a questo progetto e al Free Software e Hardware ● We are even a Tecnlogical Ethical Purchasing Group, in order to gather funds, design most of our laptop and run GNU/Linux on it ● We promote a Positive and Humane relationship between collaborators Ready to switch to GNU/Linux PowerPC notebooks WHY TODAY IS POSSIBLE? The World is changed ● The game has changed, now GNU/Linux is everywhere running on every CPU architectures and devices ● It's the right time to make new choices, a new PowerPC Notebook designed around GNU/Linux, make it happen! The Streeght of Relationships ● Mettendo relazione diretta con ogni persona che si è iscritta lalla newsletter del nostro sito, è nata una relazione umana di collaborazione. ● After 1 year from we have met the first interested to the project, today contribute to our project many peoples from different countries. ● Now we have 320 subscribers to our newsletter ● 120 collaborations and suggestions surveys compiled ● 50 collaborators (translation, software, etc) ● Our website is localized in 7 languages and we a forum http://www.powerpc-notebook.org Website 7 Languages: English – French – Spanish – German – Poland – Portuguese - Italian http://forum.powerpc-notebook.org/ Actions Done ● Direct single and group relationship with all the potential collaborators ● Website localization in 7 languages ● forum/website management ● Periodic Newsletter ● Searching of Chassis Notebook suppliers and others altenative solutions ● Tryed many synergies with other projects or producers ● Preparation of Debian 64 bit powerpc installation image ● Collaboration with Freescale/NXP that support us with a devkit RDB2080 and uboot modification for pci-e video cards Freescale/NXP Support ● Freescale/NXP have loaned us RDB2080 devkit based on the same e6500 core of our notebook, to help us to testDebian GNU/Linux 64 bit powerpc and video cards History of CPU Cpu Architectures in time Instruction set Bits Introduced Alpha 64 1992 ARM 32 1983 ARMv8-A 64/32 2011[2] AVR32 32 2006 Blackfin 32 2000 DLX 32 1990 eSi-RISC 16/32 2009 Itanium (IA-64) 64 2001 M32R 32 1997 Motorola 68k 32 1979 Mico32 32 2006 MIPS 64 (32→64) 1981 MMIX 64 1999 6502 8 1975 65k 64 (8→64)[8] 2006? NS320xx 32 1982 PA-RISC (HP/PA) 64 (32→64) 1986 PowerPC 32/64 (32→64) 1991 S+core 16/32 2005 SPARC 64 (32→64) 1985 SuperH (SH) 32 1990s System/360 / System/370 / z/Architecture64 (32→64) 1964 VAX 32 1977 x86 32 (16→32) 1978 x86-64 64 (32→64) 2003 Z80 8 1976 Xilinx 4→48→56 2005 Crusoe 32 2000 Mainstream processor family current Mainstream: ●ARM ●MIPS ●Power Architecture (Power - PowerPC) ●X86 ●Sparc CPU with many (proprietary) applications force to keep compatibility into new CPUs. Windows was born and grown on x86. Used by everyone, it also forced to keep compatibility when going to new CPUs. PowerPC/Power history ● 1991 Created by AIM (Apple IBM Motorola) (mix some drawn back compatibility between IBM Power e Motorola 88000) 1993 PowerPC 601 ● 1997 G3 Freescale/IBM , Gekko (IBM) Nintendo GameCube ● 1999 G4 Freescale ● 2004 MPC 7447A ( variante G4 Freescale) ● 2003 G5 64bit (IBM) ● 2006 BroadWay IBM (64 bit) Nintendo Wii ● 2006 Cell 64bit ( 64 bit) Sony Playstation 3 ● 2007 PWRficient PA6T (64bit) ● 2010 e5500 core (64 bit) Freescale ● 2012 Expresso (64 bit) IBM Nintendo Wii U ● 2012 e6500 core (64 bit) Freescale ● 2014 Power 8 - OpenPower Proprietary Software Limit CPU innovation ● 1993 Windows 25 million licenses (X86) ● 1993 PowerPC 601 released ● 1994 first Apple computer with PowerPC PowerPC is released without software compiled for it: OS and previous applications was running on 386 or Motorola 68000. When Apple created PowerPC they were running parts of Mac OS written for 68k, under emulation on the PowerPC. Proprietary OS? NO PARTY ● 1995 Windows NT 3.51/4.0 PowerPC dropped in 1996 ● 1995 Os/2 Warp, PowerPC edition ● 1995 Solaris 2.51 for PowerPC PowerPC games console Gen Manufact On the Name Image erati CPU Clock RAM No. sold urer market on Apple Bandai Pippin 5:th PowerPC 603 66 MHz 6 MB 1995 - 1997 42.000 Katz Media 1997 3DO 2× M2 5:th 2× PowerPC 602 8 MB Never none Panasonic 66 MHz marketed GameCub 21.74 Nintendo 6:th Gekko 486 MHz 24 MB 2001 - 2007 e million 77.2 XCPU (Xbox 360) 512 2005 - million Xbox 360 Microsoft 7:th XCGPU (Xbox 3.2 GHz MB present March 360 S) 2013 99.8 2006 - million Wii Nintendo 7:th Broadway 729 MHz 64 MB present March 2013 78.4 PlayStatio 256 2006 - Sony 7:th Cell B.E. 3.2 GHz million n 3 MB present May 2013 3.45 1.24 GH 2012 - million Wii U Nintendo 8:th Espresso 2 GB z present March 2013 Game Consoles processors ● PS2 MIPS ● Ms Xbox x86 ● PS3 PowerPC ● Ms Xbox 360 PowerPC ● PS4 x86_64 ● Ms Xbox One X86_64 ● Nintendo N64 MIPS ● ● Nintendo GameCube PowerPC ● PSP MIPS ● Nintendo Wii/WiiU PowerPC ● PSP VITA ARM Consoles have a tiny OS with few embedded applications Games are written from scratch or are developed on cross-architecture engines. CPU change affects them less. POWER/PowerPC IS AN ACTIVE ARCHITECTURE ● In 2013 was founded the OpenPower Foundation, are part of about 150 members, including companies, universities and individuals, with hundreds of projects, it is an open technical community, they have created an open ecosystem for the POWER architecture. NXP ( was Freescale) ● NXP have an active Roadmap based on Power architecture ● May 2016 new T4xx1 low-power e6500 core processors ● On 2017 will go in production Power at 16nm ● new processors scheduled between 2017 and 2018 QorIQ Multicore Communications Processor Solution Roadmap Free Software: ANY CPU ● "Free software" means software that respects users' freedom and community. ● Users have the freedom to run, copy, distribute, study, change and improve the software. Thus, "free software" means liberty, not "software at no price". ● Gnu/Linux is free software → you can view ,change and recompile the sources for many different CPUs ● It is possible to run the same programs recompiled for different CPUs. ● You can easily change the CPU architecture minor Obsolescence ● Video driver open source now are supported from ATI and NVIDIA. ● Open Source support continue in times more tha proprietary support ● Minor obsolescence of technology product PowerPC Desktop/embedded ● Amiga One X1000 X5000 A-Eon ● Amiga One 500 Acube Systems Power Micro/Servers/Workstation Our PowerPC Notebook ● CPU 64 bit PowerPC core e6500 multi-tread, multi- core AltiVec acceleration with 16 Gflops per core ● video card MXM ( upgradable ) ● USB 2 and USB3 ports ● SATA ● RAM DDR3L, upgradable ● HD/SSD 2.5'', upgradable ● Standard notebook case 15,6'' Open Source Hardware 1 year ago at the Linux Day 2014 we have received a proposal: why not make the Open Source Hardware laptop? ● The manufacturer will make designs and will make the prototypes under Open Source license Hardware !!!! ● From us “Technology Purchase Solidarity Group” depends make the crowdfunding Crowdfunding Campain ● Step 1: Spread massive project ● Step 2: Informal membership Campain ● Step 3: Prototype Fundraising ● Step 4: Designs and test prototypes updates ● Step 5: Fundraising notebook production 1:How to help us ● Tanslate: our site, social media page, applications... ● Spread the news: publish news about our project in your blog, forum, social network page, manage our website, communicate with our followers... ● Be Creative: design/create media to promote ourproject (videos, pictures, animations, presentations...) ● Join the Software Workgroup: develop, test, fix, optimize PowerPC GNU/Linux applications, help porting other Operating Systems. 2:How to help us ● Join the Hardware Workgroup: help us finding a chassis (case) supplier, select components, collaborate with the producer, develop drivers... ● buying groups: enable buying groups also involving foundations, schools, universities, companies; study other experiences of technological success buying groups. ● Manage the Crowdfunding campaign: prepare, launch and manage the campain. 1:Software Group Activites Test Debian Powerpc 64 bit ● Get a G5 ( powerpc 64 bit) ● Install powerpc 32 bit unstable http://cdimage.debian.org/cdimage/daily-builds/unstable/cu rrent/powerpc/iso-cd/ ● Chroot 64 bit https://wiki.debian.org/PPC64 ● Test packages PowerPC console Virtualization ● Wii/WiiU:Dolphin https://it.dolphin-emu.org/?cr=it ● Xbox360 https://github.com/benvanik/xenia ● PS3 https://github.com/DHrpcs3/rpcs3 They must be recompiled on Power and removed emulation .
Recommended publications
  • Red Hat Enterprise Linux 6 Developer Guide

    Red Hat Enterprise Linux 6 Developer Guide

    Red Hat Enterprise Linux 6 Developer Guide An introduction to application development tools in Red Hat Enterprise Linux 6 Dave Brolley William Cohen Roland Grunberg Aldy Hernandez Karsten Hopp Jakub Jelinek Developer Guide Jeff Johnston Benjamin Kosnik Aleksander Kurtakov Chris Moller Phil Muldoon Andrew Overholt Charley Wang Kent Sebastian Red Hat Enterprise Linux 6 Developer Guide An introduction to application development tools in Red Hat Enterprise Linux 6 Edition 0 Author Dave Brolley [email protected] Author William Cohen [email protected] Author Roland Grunberg [email protected] Author Aldy Hernandez [email protected] Author Karsten Hopp [email protected] Author Jakub Jelinek [email protected] Author Jeff Johnston [email protected] Author Benjamin Kosnik [email protected] Author Aleksander Kurtakov [email protected] Author Chris Moller [email protected] Author Phil Muldoon [email protected] Author Andrew Overholt [email protected] Author Charley Wang [email protected] Author Kent Sebastian [email protected] Editor Don Domingo [email protected] Editor Jacquelynn East [email protected] Copyright © 2010 Red Hat, Inc. and others. The text of and illustrations in this document are licensed by Red Hat under a Creative Commons Attribution–Share Alike 3.0 Unported license ("CC-BY-SA"). An explanation of CC-BY-SA is available at http://creativecommons.org/licenses/by-sa/3.0/. In accordance with CC-BY-SA, if you distribute this document or an adaptation of it, you must provide the URL for the original version. Red Hat, as the licensor of this document, waives the right to enforce, and agrees not to assert, Section 4d of CC-BY-SA to the fullest extent permitted by applicable law.
  • Video Games: Changing the Way We Think of Home Entertainment

    Video Games: Changing the Way We Think of Home Entertainment

    Rochester Institute of Technology RIT Scholar Works Theses 2005 Video games: Changing the way we think of home entertainment Eri Shulga Follow this and additional works at: https://scholarworks.rit.edu/theses Recommended Citation Shulga, Eri, "Video games: Changing the way we think of home entertainment" (2005). Thesis. Rochester Institute of Technology. Accessed from This Thesis is brought to you for free and open access by RIT Scholar Works. It has been accepted for inclusion in Theses by an authorized administrator of RIT Scholar Works. For more information, please contact [email protected]. Video Games: Changing The Way We Think Of Home Entertainment by Eri Shulga Thesis submitted in partial fulfillment of the requirements for the degree of Master of Science in Information Technology Rochester Institute of Technology B. Thomas Golisano College of Computing and Information Sciences Copyright 2005 Rochester Institute of Technology B. Thomas Golisano College of Computing and Information Sciences Master of Science in Information Technology Thesis Approval Form Student Name: _ __;E=.;r....;...i S=-h;....;..;u;;;..;..lg;;i..;:a;;...__ _____ Thesis Title: Video Games: Changing the Way We Think of Home Entertainment Thesis Committee Name Signature Date Evelyn Rozanski, Ph.D Evelyn Rozanski /o-/d-os- Chair Prof. Andy Phelps Andrew Phelps Committee Member Anne Haake, Ph.D Anne R. Haake Committee Member Thesis Reproduction Permission Form Rochester Institute of Technology B. Thomas Golisano College of Computing and Information Sciences Master of Science in Information Technology Video Games: Changing the Way We Think Of Home Entertainment L Eri Shulga. hereby grant permission to the Wallace Library of the Rochester Institute of Technofogy to reproduce my thesis in whole or in part.
  • Historical Perspective and Further Reading 162.E1

    Historical Perspective and Further Reading 162.E1

    2.21 Historical Perspective and Further Reading 162.e1 2.21 Historical Perspective and Further Reading Th is section surveys the history of in struction set architectures over time, and we give a short history of programming languages and compilers. ISAs include accumulator architectures, general-purpose register architectures, stack architectures, and a brief history of ARMv7 and the x86. We also review the controversial subjects of high-level-language computer architectures and reduced instruction set computer architectures. Th e history of programming languages includes Fortran, Lisp, Algol, C, Cobol, Pascal, Simula, Smalltalk, C+ + , and Java, and the history of compilers includes the key milestones and the pioneers who achieved them. Accumulator Architectures Hardware was precious in the earliest stored-program computers. Consequently, computer pioneers could not aff ord the number of registers found in today’s architectures. In fact, these architectures had a single register for arithmetic instructions. Since all operations would accumulate in one register, it was called the accumulator , and this style of instruction set is given the same name. For example, accumulator Archaic EDSAC in 1949 had a single accumulator. term for register. On-line Th e three-operand format of RISC-V suggests that a single register is at least two use of it as a synonym for registers shy of our needs. Having the accumulator as both a source operand and “register” is a fairly reliable indication that the user the destination of the operation fi lls part of the shortfall, but it still leaves us one has been around quite a operand short. Th at fi nal operand is found in memory.
  • Motorola 68000 Opcodes

    Motorola 68000 Opcodes

    Motorola 68000 CPU Opcodes Mnemonic Size Single Effective Address Operation Word Data Mnemonic Size Single Effective Address Operation Word Data Addressing Mode Format M Xn ORI to CCR B 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 B I RTE 0 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 Data register Dn 0 0 0 reg ORI to SR W 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0 0 W I RTS 0 1 0 0 1 1 1 0 0 1 1 1 0 1 0 1 Address register An 0 0 1 reg ORI B W L 0 0 0 0 0 0 0 0 S M Xn I TRAPV 0 1 0 0 1 1 1 0 0 1 1 1 0 1 1 0 Address (An) 0 1 0 reg ANDI to CCR B 0 0 0 0 0 0 1 0 0 0 1 1 1 1 0 0 B I RTR 0 1 0 0 1 1 1 0 0 1 1 1 0 1 1 1 Address with Postincrement (An)+ 0 1 1 reg ANDI to SR W 0 0 0 0 0 0 1 0 0 1 1 1 1 1 0 0 W I JSR 0 1 0 0 1 1 1 0 1 0 M Xn Address with Predecrement -(An) 1 0 0 reg ANDI B W L 0 0 0 0 0 0 1 0 S M Xn I JMP 0 1 0 0 1 1 1 0 1 1 M Xn Address with Displacement (d16, An) 1 0 1 reg SUBI B W L 0 0 0 0 0 1 0 0 S M Xn I MOVEM W L 0 1 0 0 1 D 0 0 1 S M Xn W M Address with Index (d8, An, Xn) 1 1 0 reg ADDI B W L 0 0 0 0 0 1 1 0 S M Xn I LEA L 0 1 0 0 An 1 1 1 M Xn Program Counter with Displacement (d16, PC) 1 1 1 0 1 0 EORI to CCR B 0 0 0 0 1 0 1 0 0 0 1 1 1 1 0 0 B I CHK W 0 1 0 0 Dn 1 1 0 M Xn Program Counter with Index (d8, PC, Xn) 1 1 1 0 1 1 EORI to SR W 0 0 0 0 1 0 1 0 0 1 1 1 1 1 0 0 W I ADDQ B W L 0 1 0 1 Data 0 S M Xn Absolute Short (xxx).W 1 1 1 0 0 0 EORI B W L 0 0 0 0 1 0 1 0 S M Xn I SUBQ B W L 0 1 0 1 Data 1 S M Xn Absolute Long (xxx).L 1 1 1 0 0 1 CMPI B W L 0 0 0 0 1 1 0 0 S M Xn I Scc B 0 1 0 1 Condition 1 1 M Xn Immediate #imm 1 1 1 1 0 0 BTST B L 0 0 0 0 1 0 0
  • Computer Architectures

    Computer Architectures

    Computer Architectures Motorola 68000, 683xx a ColdFire – CISC CPU Principles Demonstrated Czech Technical University in Prague, Faculty of Electrical Engineering AE0B36APO Computer Architectures Ver.1.10 1 Original Desktop/Workstation 680X0 Feature 68000 'EC000 68010 68020 68030 68040 68060 Data bus 16 8/16 16 8/16/32 8/16/32 32 32 Addr bus 23 23 23 32 32 32 32 Misaligned Addr - - - Yes Yes Yes Yes Virtual memory - - Yes Yes Yes Yes Yes Instruct Cache - - 3 256 256 4096 8192 Data Cache - - - - 256 4096 8192 Memory manager 68451 or 68851 68851 Yes Yes Yes ATC entries - - - - 22 64/64 64/64 FPU interface - - - 68881 or 68882 Internal FPU built-in FPU - - - - - Yes Yes Burst Memory - - - - Yes Yes Yes Bus Cycle type asynchronous both synchronous Data Bus Sizing - - - Yes Yes use 68150 Power (watts) 1.2 0.13-0.26 0.13 1.75 2.6 4-6 3.9-4.9 at frequency of 8.0 8-16 8 16-25 16-50 25-40 50-66 MIPS/kDhryst. 1.2/2.1 2.5/4.3 6.5/11 14/23 35/60 100/300 Transistors 68k 84k 190k 273k 1,170k 2,500k Introduction 1979 1982 1984 1987 1991 1994 AE0B36APO Computer Architectures 2 M68xxx/CPU32/ColdFire – Basic Registers Set 31 16 15 8 7 0 User programming D0 D1 model registers D2 D3 DATA REGISTERS D4 D5 D6 D7 16 15 0 A0 A1 A2 A3 ADDRESS REGISTERS A4 A5 A6 16 15 0 A7 (USP) USER STACK POINTER 0 PC PROGRAM COUNTER 15 8 7 0 0 CCR CONDITION CODE REGISTER 31 16 15 0 A7# (SSP) SUPERVISOR STACK Supervisor/system POINTER 15 8 7 0 programing model (CCR) SR STATUS REGISTER 31 0 basic registers VBR VECTOR BASE REGISTER 31 3 2 0 SFC ALTERNATE FUNCTION DFC CODE REGISTERS AE0B36APO Computer Architectures 3 Status Register – Conditional Code Part USER BYTE SYSTEM BYTE (CONDITION CODE REGISTER) 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 T1 T0 S 0 0 I2 I1 I0 0 0 0 X N Z V C TRACE INTERRUPT EXTEND ENABLE PRIORITY MASK NEGATIVE SUPERVISOR/USER ZERO STATE OVERFLOW CARRY ● N – negative ..
  • RTEMS CPU Supplement Documentation Release 4.11.3 ©Copyright 2016, RTEMS Project (Built 15Th February 2018)

    RTEMS CPU Supplement Documentation Release 4.11.3 ©Copyright 2016, RTEMS Project (Built 15Th February 2018)

    RTEMS CPU Supplement Documentation Release 4.11.3 ©Copyright 2016, RTEMS Project (built 15th February 2018) CONTENTS I RTEMS CPU Architecture Supplement1 1 Preface 5 2 Port Specific Information7 2.1 CPU Model Dependent Features...........................8 2.1.1 CPU Model Name...............................8 2.1.2 Floating Point Unit..............................8 2.2 Multilibs........................................9 2.3 Calling Conventions.................................. 10 2.3.1 Calling Mechanism.............................. 10 2.3.2 Register Usage................................. 10 2.3.3 Parameter Passing............................... 10 2.3.4 User-Provided Routines............................ 10 2.4 Memory Model..................................... 11 2.4.1 Flat Memory Model.............................. 11 2.5 Interrupt Processing.................................. 12 2.5.1 Vectoring of an Interrupt Handler...................... 12 2.5.2 Interrupt Levels................................ 12 2.5.3 Disabling of Interrupts by RTEMS...................... 12 2.6 Default Fatal Error Processing............................. 14 2.7 Symmetric Multiprocessing.............................. 15 2.8 Thread-Local Storage................................. 16 2.9 CPU counter...................................... 17 2.10 Interrupt Profiling................................... 18 2.11 Board Support Packages................................ 19 2.11.1 System Reset................................. 19 3 ARM Specific Information 21 3.1 CPU Model Dependent Features..........................
  • Qoriq: High End Industrial and Networking Processing

    Qoriq: High End Industrial and Networking Processing

    TM TechDays 2013 Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MagniV, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, Ready Play, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, VortiQa and Xtrinsic are PowerQUICC, QorIQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, trademarks of Freescale Semiconductor, Inc. All other product or service names are the BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MagniV, MXC, Platform in a Package, Processor Expert, QorIQ Qonverge, Qorivva, QUICC Engine, TM property of their respective owners. © 2012 Freescale Semiconductor, Inc. 1 Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All . other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc. 2013 2011 QorIQ Qonverge QorIQ next-generation platform launch platform based T series 28nm on Layerscape architecture 2008 QorIQ Multicore Platform launch (P series) Accelerating the P series 45nm Network’s IQ 2004 Dual-core
  • Openbsd Gaming Resource

    Openbsd Gaming Resource

    OPENBSD GAMING RESOURCE A continually updated resource for playing video games on OpenBSD. Mr. Satterly Updated August 7, 2021 P11U17A3B8 III Title: OpenBSD Gaming Resource Author: Mr. Satterly Publisher: Mr. Satterly Date: Updated August 7, 2021 Copyright: Creative Commons Zero 1.0 Universal Email: [email protected] Website: https://MrSatterly.com/ Contents 1 Introduction1 2 Ways to play the games2 2.1 Base system........................ 2 2.2 Ports/Editors........................ 3 2.3 Ports/Emulators...................... 3 Arcade emulation..................... 4 Computer emulation................... 4 Game console emulation................. 4 Operating system emulation .............. 7 2.4 Ports/Games........................ 8 Game engines....................... 8 Interactive fiction..................... 9 2.5 Ports/Math......................... 10 2.6 Ports/Net.......................... 10 2.7 Ports/Shells ........................ 12 2.8 Ports/WWW ........................ 12 3 Notable games 14 3.1 Free games ........................ 14 A-I.............................. 14 J-R.............................. 22 S-Z.............................. 26 3.2 Non-free games...................... 31 4 Getting the games 33 4.1 Games............................ 33 5 Former ways to play games 37 6 What next? 38 Appendices 39 A Clones, models, and variants 39 Index 51 IV 1 Introduction I use this document to help organize my thoughts, files, and links on how to play games on OpenBSD. It helps me to remember what I have gone through while finding new games. The biggest reason to read or at least skim this document is because how can you search for something you do not know exists? I will show you ways to play games, what free and non-free games are available, and give links to help you get started on downloading them.
  • Integrating Formal Verification Into an Advanced Computer Architecture Course

    Integrating Formal Verification Into an Advanced Computer Architecture Course

    Session 1532 Integrating Formal Verification into an Advanced Computer Architecture Course Miroslav N. Velev [email protected] School of Electrical and Computer Engineering Georgia Institute of Technology, Atlanta, GA 30332, U.S.A. Abstract. The paper presents a sequence of three projects on design and formal verification of pipelined and superscalar processors. The projects were integrated—by means of lectures and pre- paratory homework exercises—into an existing advanced computer architecture course taught to both undergraduate and graduate students in a way that required them to have no prior knowledge of formal methods. The first project was on design and formal verification of a 5-stage pipelined DLX processor, implementing the six basic instruction types—register-register-ALU, register- immediate-ALU, store, load, jump, and branch. The second project was on extending the processor from project one with ALU exceptions, a return-from-exception instruction, and branch prediction; each of the resulting models was formally verified. The third project was on design and formal ver- ification of a dual-issue superscalar version of the DLX from project one. The preparatory home- work problems included an exercise on design and formal verification of a staggered ALU, pipelined in the style of the integer ALUs in the Intel Pentium 4. The processors were described in the high-level hardware description language AbsHDL that allows the students to ignore the bit widths of word-level values and the internal implementations of functional units and memories, while focusing entirely on the logic that controls the pipelined or superscalar execution. The formal verification tool flow included the term-level symbolic simulator TLSim, the decision procedure EVC, and an efficient SAT-checker; this tool flow—combined with the same abstraction techniques for defining processors with exceptions and branch prediction, as used in the projects—was applied at Motorola to formally verify a model of the M•CORE processor, and detected bugs.
  • IBM Gekko RISC Microprocessor User's Manual

    IBM Gekko RISC Microprocessor User's Manual

    IBM Gekko RISC Microprocessor User’s Manual Version 1.2 May 25, 2000 IBM Confidential Trademarks The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both: IBM IBM Logo PowerPC AIX PowerPC 750 Gekko Other company, product, and service names may be trademarks or service marks of others. Document History Date Description Preliminary Edition 3/29/00 Initial release of new format 2nd Preliminary Edition 4/18/00 Minor changes, most are transparent to user (removal of conditional text, etc.) 3rd Preliminary Edition 5/25/00 Minor change in section 4.5.6 This unpublished document is the preliminary edition of IBM Gekko RISC Microprocessor User’s Manual. This document contains information on a new product under development by IBM. IBM reserves the right to change or discontinue this product without notice. © 2000 International Business Machines Corporation . All rights reserved. CONTENTS Chapter 1 Gekko Overview 1.1—Gekko Microprocessor Overview - - - - - - - - - - - - - - - - - - - - - - - 1-1 1.2—Gekko Microprocessor Features - - - - - - - - - - - - - - - - - - - - - - - - 1-4 1.2.1—Overview of Gekko Microprocessor Features - - - - - - - - - 1-4 1.2.2—Instruction Flow - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 1-6 1.2.2.1—Instruction Queue and Dispatch Unit - - - - - - - - 1-7 1.2.2.2—Branch Processing Unit (BPU) - - - - - - - - - - - - 1-7 1.2.2.3—Completion Unit - - - - - - - - - - - - - - - - - - - - - - 1-8 1.2.2.4—Independent Execution Units- - - - - - - -
  • IBM Energyscale for POWER8 Processor-Based Systems

    IBM Energyscale for POWER8 Processor-Based Systems

    IBM EnergyScale for POWER8 Processor-Based Systems November 2015 Martha Broyles Christopher J. Cain Todd Rosedahl Guillermo J. Silva Table of Contents Executive Overview...................................................................................................................................4 EnergyScale Features.................................................................................................................................5 Power Trending................................................................................................................................................................5 Thermal Reporting...........................................................................................................................................................5 Fixed Maximum Frequency Mode...................................................................................................................................6 Static Power Saver Mode.................................................................................................................................................6 Fixed Frequency Override...............................................................................................................................................6 Dynamic Power Saver Mode...........................................................................................................................................7 Power Management's Effect on System Performance................................................................................................7
  • SEWIP Program Leverages COTS P 36 P 28 an Interview with Deon Viergutz, Vice President of Cyber Solutions at Lockheed Martin Information Systems & Global Solutions

    SEWIP Program Leverages COTS P 36 P 28 an Interview with Deon Viergutz, Vice President of Cyber Solutions at Lockheed Martin Information Systems & Global Solutions

    @military_cots John McHale Obsolescence trends 8 Special Report Shipboard displays 44 Mil Tech Trends Predictive analytics 52 Industry Spotlight Aging avionics software 56 MIL-EMBEDDED.COM September 2015 | Volume 11 | Number 6 RESOURCE GUIDE 2015 P 62 Navy SEWIP program leverages COTS P 36 P 28 An interview with Deon Viergutz, Vice President of Cyber Solutions at Lockheed Martin Information Systems & Global Solutions Military electronics market overview P 14 Volume 11 Number 6 www.mil-embedded.com September 2015 COLUMNS BONUS – MARKET OVERVIEW Editor’s Perspective 14 C4ISR funding a bright spot in military 8 Tech mergers & military electronics electronics market obsolescence By John McHale, Editorial Director By John McHale Q&A EXECUTIVE OUTLOOK Field Intelligence 10 Metadata: When target video 28 Defending DoD from cyberattacks, getting to data is not enough the left of the boom By Charlotte Adams 14 An interview with Deon Viergutz, Vice President of Cyber Solutions at Lockheed Martin Information Mil Tech Insider Systems & Global Solutions 12 Broadwell chip boosts GPU performance for COTS SBCs 32 RF and microwave innovation drives military By Aaron Frank radar and electronic warfare applications An interview with Bryan Goldstein, DEPARTMENTS General Manager of the Aerospace and Defense, Analog Devices 22 Defense Tech Wire By Mariana Iriarte SPECIAL REPORT 60 Editor’s Choice Products Shipboard Electronics 112 University Update 36 U.S. Navy’s electronic warfare modernization On DARPA’s cybersecurity radar: 36 effort centers on COTS Algorithmic and side-channel attacks By Sally Cole, Senior Editor By Sally Cole 114 Connecting with Mil Embedded 44 Key to military display technologies: Blog – The fascinating world of System integration By Tom Whinfrey, IEE Inc.