DOCSLIB.ORG

Intel® Server Board S5000PHB Technical Product Specification

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Intel® Server Board S5000PHB Technical Product Specification Intel® Server Board S5000PHB Technical Product Specification April 2008 Rev. 1.2 Order Number: D70057-005 INFORMATIONLegal Lines and Disclaimers IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications. Intel may make changes to specifications and product descriptions at any time, without notice. Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights. Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See http://www.intel.com/products/processor_number for details. The Intel® Server Board S5000PHB may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an order number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com. BunnyPeople, Celeron, Celeron Inside, Centrino, Centrino logo, Core Inside, FlashFile, i960, InstantIP, Intel, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Core, Intel Inside, Intel Inside logo, Intel. Leap ahead., Intel. Leap ahead. logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel Viiv, Intel vPro, Intel XScale, Itanium, Itanium Inside, MCS, MMX, Oplus, OverDrive, PDCharm, Pentium, Pentium Inside, skoool, Sound Mark, The Journey Inside, VTune, Xeon, and Xeon Inside are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries. *Other names and brands may be claimed as the property of others. Copyright © 2008, Intel Corporation. All Rights Reserved. Intel® Server Board S5000PHB Technical Product Spec, Rev. 1.2 April 2008 2 Order Number: D70057-005 Contents—S5000PHB Contents 1Introduction.............................................................................................................. 9 1.1 Document Outline ............................................................................................... 9 1.2 Server Board Use Disclaimer.................................................................................9 2 Product Overview .................................................................................................... 10 2.1 Intel® Server Board S5000PHB SKU Availability .................................................... 10 2.2 Server Board S5000PHB Feature Set.................................................................... 11 2.3 Server Board Layout.......................................................................................... 11 2.3.1 Connector and Component Locations ........................................................ 11 2.3.2 Light Guided Diagnostic LED Locations ...................................................... 13 2.3.3 Server Board Mechanical Drawings ........................................................... 14 3 Functional Architecture ........................................................................................... 17 3.1 Block Diagrams................................................................................................. 17 3.2 Intel® 5000P Memory Controller Hub (MCH) ......................................................... 21 3.2.1 System Bus Interface.............................................................................. 21 3.2.2 Processor Support .................................................................................. 21 3.2.2.1 Processor Population Rules......................................................... 21 3.2.2.2 Common Enabling Kit (CEK) Design Support................................. 21 3.2.3 Memory Sub-system............................................................................... 22 3.2.3.1 Memory RASUM Features ........................................................... 23 3.2.3.2 Supported Memory ................................................................... 23 3.2.3.3 DIMM Population Rules and Supported DIMM Configurations ........... 23 3.3 ESB2-E I/O Controller ........................................................................................ 25 3.3.1 PCI Sub-System..................................................................................... 25 3.3.1.1 PCI32: 32-bit, 33-MHz PCI Subsystem......................................... 26 3.3.1.2 PXA: 64-bit, 133MHz PCI Subsystem ........................................... 26 3.3.1.3 PE1, PE2: Two x4 PCI Express Bus Segments ............................... 26 3.3.1.4 PE4: One x4 PCI Express Bus Segment ........................................ 26 3.3.1.5 PE6, PE7: Two x4 PCI Express Bus Segments ............................... 26 3.3.1.6 PCI Riser Slot ........................................................................... 26 3.3.2 Parallel ATA (PATA) Support .................................................................... 26 3.3.3 USB 2.0 Support .................................................................................... 27 3.4 Video Support................................................................................................... 27 3.4.1 Video Modes .......................................................................................... 27 3.4.2 Video Memory Interface .......................................................................... 28 3.4.3 Dual Video ............................................................................................ 28 3.5 Network Interface Controller (NIC) ...................................................................... 29 3.5.1 I/O Acceleration Technology .................................................................... 29 3.5.2 MAC Address Definition ........................................................................... 30 3.6 Super I/O Device .............................................................................................. 30 3.6.1 Serial Ports ........................................................................................... 30 3.6.1.1 Serial Port B............................................................................. 30 3.6.1.2 Serial Port A............................................................................. 31 3.6.2 Floppy Disk Controller ............................................................................. 32 3.6.3 Keyboard and Mouse Support .................................................................. 32 3.6.4 Wake-up Control .................................................................................... 32 3.6.5 System Health Support ........................................................................... 32 4 Platform Management ............................................................................................. 33 5 Connector / Header Locations and Pin-outs............................................................. 34 5.1 Board Connector Information .............................................................................. 34 5.2 Power Connectors ............................................................................................. 35 Intel® Server Board S5000PHB April 2008 Technical Product Spec, Rev. 1.2 Order Number: D70057-005 3 S5000PHB—Contents 5.3 System Management Headers .............................................................................35 5.3.1 Remote Management Module 2 Connector..................................................35 5.3.2 IPMB Header ..........................................................................................37 5.4 Riser Superslot..................................................................................................37 5.5 Front Panel Flex Connector..................................................................................41 5.6 I/O Connector Pinout Definitions ..........................................................................43 5.6.1 VGA Connector.......................................................................................43
Load more

Recommended publications
  • Embedded Multi-Core Processing for Networking
    12 Embedded Multi-Core Processing for Networking Theofanis Orphanoudakis University of Peloponnese Tripoli, Greece [email protected] Stylianos Perissakis Intracom Telecom Athens, Greece [email protected] CONTENTS 12.1 Introduction ............................ 400 12.2 Overview of Proposed NPU Architectures ............ 403 12.2.1 Multi-Core Embedded Systems for Multi-Service Broadband Access and Multimedia Home Networks . 403 12.2.2 SoC Integration of Network Components and Examples of Commercial Access NPUs .............. 405 12.2.3 NPU Architectures for Core Network Nodes and High-Speed Networking and Switching ......... 407 12.3 Programmable Packet Processing Engines ............ 412 12.3.1 Parallelism ........................ 413 12.3.2 Multi-Threading Support ................ 418 12.3.3 Specialized Instruction Set Architectures ....... 421 12.4 Address Lookup and Packet Classification Engines ....... 422 12.4.1 Classification Techniques ................ 424 12.4.1.1 Trie-based Algorithms ............ 425 12.4.1.2 Hierarchical Intelligent Cuttings (HiCuts) . 425 12.4.2 Case Studies ....................... 426 12.5 Packet Buffering and Queue Management Engines ....... 431 399 400 Multi-Core Embedded Systems 12.5.1 Performance Issues ................... 433 12.5.1.1 External DRAMMemory Bottlenecks ... 433 12.5.1.2 Evaluation of Queue Management Functions: INTEL IXP1200 Case ................. 434 12.5.2 Design of Specialized Core for Implementation of Queue Management in Hardware ................ 435 12.5.2.1 Optimization Techniques .......... 439 12.5.2.2 Performance Evaluation of Hardware Queue Management Engine ............. 440 12.6 Scheduling Engines ......................... 442 12.6.1 Data Structures in Scheduling Architectures ..... 443 12.6.2 Task Scheduling ..................... 444 12.6.2.1 Load Balancing ................ 445 12.6.3 Traffic Scheduling ...................
    [Show full text]
  • Content Marketing Members-Only Conference
    Content Marketing Members-Only Conference Wednesday, March 12, 2014 | Charles Schwab & Co. Inc. | San Francisco, CA at We’ll be live tweeting throughout the conference (@ANAMarketers), as well as posting photos and other information at facebook.com/ANA. www.ana.net Table of Contents ANA Content Marketing Members-Only Conference at Charles Schwab & Co. Agenda ............................................................................ pg 2 Speaker Bios .................................................................... pg 4 Attendees ........................................................................ pg 7 ANA Member Benefits .....................................................pg 15 www.ana.net 1 Agenda ANA Content Marketing Members-Only Conference at Charles Schwab & Co. WEDNESDAY, MARCH 12, 2014 to expand the opportunity to engage balance different content strategies for consumers and to build brand affinity different types of brands, or measure Breakfast (8:15 a.m.) in a new way that complements tradi- real results? The next five years will see tional advertising. a strategic inflection for marketing and advertising, and content will be at the Helen Loh General Session (9:00 a.m.) core. This session will talk through the Vice President, Content and Digital Marketing business case, the process, the tactics Charles Schwab & Co. Inc. BENJAMIN MOORE USES CONTENT TO and real-life examples of how real CONNECT WITH DIFFERENT AUDIENCE Tami Dorsey brands are using content to drive real SEGMENTS Editorial Director marketing results. Charles Schwab & Co. Inc. Staying true to their namesake’s 130+ Robert Rose Chief Strategist year-old vision, Benjamin Moore & Co. INTEL DEVELOPS A BRANDED Content Marketing Institute is committed to producing the highest CONTENT FORMULA TO ENSURE quality paints and finishes in the indus- try. But marketing to their disparate REPEATED SUCCESS Lunch (12:50 p.m.) target markets (contractors to home- When Intel & Toshiba launched “The owners, as well as designers and archi- Inside Experience” in 2011 it was General Session Cont.
    [Show full text]
  • Crosstalk and Signal Integrity in Ring Resonator Based Optical Add/Drop Multiplexers for Wavelength-Division-Multiplexing Networks
    Crosstalk and Signal Integrity in Ring Resonator Based Optical Add/Drop Multiplexers for Wavelength-Division-Multiplexing Networks by Riyadh Dakhil Mansoor, B.Eng, M.Sc, MIET. School of Engineering and Sustainable Development De Montfort University A thesis submitted in partial fulfilment of the requirements for the degree of Doctor of Philosophy July 2015 To my family. i ABSTRACT With 400 Gbps Ethernet being developed at the time of writing this thesis, all-optical networks are a solution to the increased bandwidth requirements of data communication allowing architectures to become increasingly integrated. High density integration of optical components leads to potential ‘Optical/Photonic’ electromagnetic compatibility (EMC) and signal integrity (SI) issues due to the close proximity of optical components and waveguides. Optical EMC issues are due to backscatter, crosstalk, stray light, and substrate modes. This thesis has focused on the crosstalk in Optical Add/Drop Multiplexers (OADMs) as an EMC problem. The main research question is: “How can signal integrity be improved and crosstalk effects mitigated in small-sized OADMs in order to enhance the optical EMC in all-optical networks and contribute to the increase in integration scalability?” To answer this question, increasing the crosstalk suppression bandwidth rather than maximizing the crosstalk suppression ratio is proposed in ring resonator based OADMs. Ring resonators have a small ‘real estate’ requirement and are, therefore, potentially useful for large scale integrated optical systems. A number of approaches such as over-coupled rings, vertically-coupled rings and rings with random and periodic roughness are adopted to effectively reduce the crosstalk between 10 Gbps modulated channels in OADMs.
    [Show full text]
  • Intel740™ Graphics Accelerator
    Intel740™ Graphics Accelerator Design Guide August 1998 Order Number: 290619-003 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. The Intel740™ graphics accelerator may contain design defects or errors known as errata which may cause the products to deviate from published specifications. Such errata are not covered by Intel’s warranty. Current characterized errata are available upon request. I2C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel. Implementations of the I2C bus/protocol or the SMBus bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation. Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by: calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.
    [Show full text]
  • Exjobb Text V1.Pages
    DEGREE PROJECT IN COMPUTER SCIENCE AND ENGINEERING, SECOND CYCLE, 30 CREDITS STOCKHOLM, SWEDEN 2017 Using crowdsourcing as a production method in filmmaking – a case study JOHAN LUNDH HEINSTEDT KTH ROYAL INSTITUTE OF TECHNOLOGY SCHOOL OF COMPUTER SCIENCE AND COMMUNICATION Using crowdsourcing as a production method in filmmaking – a case study Att använda crowdsourcing inom filmproduktion – en fallstudie Degree Project in Media Technology, second cycle, 30 credits Master of Science in Engineering in Media Technology School of Computer Science and Communications (CSC), KTH Johan Lundh Heinstedt, [email protected] Supervisor Christopher Rosenqvist Examiner Leif Handberg 2017-06-18 Sammanfattning Samtidigt som att våra beteendemönster i hur vi konsumerar media förändras i takt med att nya medieteknologier uppstår, förändras också sättet media produceras. Filmskapande följer många gånger en särskild process (ofta med en tydlig hierarki av specialister inom produktionsgruppen) och berättelsen har traditionellt sett berättats från en part till den andre – från producenten/regissören till publiken. Men internets intåg har i många avseenden förändrat filmindustrin, vilket har öppnat upp för en ökad dialog mellan dessa två parter, vilket har omformat publikens position till en mer medskapande sådan. Detta har resulterat i en större demokratisering av filmmediet, där den en gång passiva publiken nu involverar sig mer i den kreativa filmskapandeprocessen. Crowdsourcing, som redan är vanligt förekommande inom exempelvis produktdesign och serviceindustrier,
    [Show full text]
  • Intel740™ Graphics Accelerator
    Intel740™ Graphics Accelerator Software Developer’s Manual September 1998 Order Number: 290617-003 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. The Intel740 graphics accelerator may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available upon request. I2C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel. Implementations of the I2C bus/protocol or the SMBus bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from: http://www.intel.com or call 1-800-548-4725 Copyright © Intel Corporation, 1997-1998 *Third-party brands and names are the property of their respective owners.
    [Show full text]
  • 700 Series CONNECTION MANUAL and Covers the Items Related to Installation, Connection and Maintenance of This NC Unit
    Microsoft® and Windows® are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries. Intel®, Pentium® and Celeron® are either registered trademarks or trademarks of Intel Corporation and its subsidiaries in the United States and other countries. SanDisk and SanDisk logos are registered trademarks of SanDisk Corporation, U.S.A. MELDAS is a registered trademark of Mitsubishi Electric Corporation. Other company and product names that appear in this manual are registered trademarks or trademarks of their respective companies. Introduction This manual is called MITSUBISHI CNC 700 Series CONNECTION MANUAL and covers the items related to installation, connection and maintenance of this NC unit. Read this manual thoroughly before using. For safe use, fully understand "Precautions for Safety" on the next page first. Details described in this manual: CAUTION For items described as "Restrictions" or "Usable State" in this manual, the instruction manual issued by the machine tool builder takes precedence over this manual. Items that are not described in this manual must be interpreted as "not possible". This manual is written on the assumption that all option functions are added. Confirm the specifications issued by the machine tool builder before use. Refer to the Instruction Manual issued by each machine tool builder for details on each machine tool. Some screens and functions may differ depending on each NC system (or version), and some functions may not be possible. Please confirm the specifications before use. The numerical control unit is configured of the control unit, display unit, operation board, servo drive unit, spindle drive unit, power supply unit + driver, servomotor, and spindle motor, etc.
    [Show full text]
  • Design and Evaluation of Network Processor Systems and Forwarding Applications
    Design and Evaluation of Network Processor Systems and Forwarding Applications JING FU Licentiate Thesis Stockholm, Sweden, 2006 TRITA-EE 2006:054 School of Electrical Engineering ISSN 1653-5146 KTH, Stockholm, Sweden Akademisk avhandling som med tillstånd av Kungl Tekniska högskolan framlägges till offentlig granskning för avläggande av licentiatexamen tisdag den 19 december 2006 i Sal Q2. © Jing Fu, December 2006 Tryck: Universitetsservice US AB iii Abstract During recent years, both the Internet traffic and packet transmission rates have been growing rapidly, and new Internet services such as VPNs, QoS and IPTV have emerged. To meet increas- ing line speed requirements and to support current and future Internet services, improvements and changes are needed in current routers both with respect to hardware architectures and forwarding ap- plications. High speed routers are nowadays mainly based on application specific integrated circuits (ASICs), which are custom made and not flexible enough to support diverse services. General- purpose processors offer flexibility, but have difficulties to in handling high data rates. A number of software IP-address lookup algorithms have therefore been developed to enable fast packet pro- cessing in general-purpose processors. Network processors have recently emerged to provide the performance of ASICs combined with the programmability of general-purpose processors. This thesis provides an evaluation of router design including both hardware architectures and software applications. The first part of the thesis contains an evaluation of various network proces- sor system designs. We introduce a model for network processor systems which is used as a basis for a simulation tool. Thereafter, we study two ways to organize processing elements (PEs) inside a network processor to achieve parallelism: a pipelined and a pooled organization.
    [Show full text]
  • Pressemitteilung
    Pressemitteilung Der neue interaktive Film von Intel und Toshiba „The Power Inside“ setzt Maßstäbe im Bereich Markeninhalte Die erste Folge des interaktiven Films wird am 15. August online gezeigt, weitere Folgen werden in den darauffolgenden sechs Wochen zu sehen sein. In den Hauptrollen sind Harvey Keitel, Craig Roberts, Analeigh Tipton, Reid Ewing und Zack Pearlman zu sehen. Regie führen Will Speck und Josh Gordon. Will Speck und Josh Gordon („Die Eisprinzen“ und „Umständlich verliebt“) spielen die Filmstars Harvey Keitel („Reservoir Dogs-Wilde Hunde“), Craig Roberts („Submarine“), AnaleighTipton („Crazy, Stupid, Love“), Reid Ewing („Modern Family“) und Zack Pearlman („The Inbetweeners“) die Hauptrollen. The Power Inside“: Interaktiver Film mit Hollywood-Größen „The Power Inside“ ist ein Filmexperiment auf Blockbuster-Niveau im Bereich des Social Entertainments, an dem die führenden Köpfe Hollywoods, modernste Technik und die sozialen Medien mitwirken. 2013 ist bereits das dritte Jahr, in dem Intel und Toshiba in Zusammenarbeit mit preisgekrönten Regisseuren einen Film in Hollywood-Qualität produzieren. Das Projekt von 2012, „The Beauty Inside“, wurde dieses Jahr mit einem „Daytime Emmy Award“ für „Outstanding New Approach to Daytime Programming“ ausgezeichnet. „Die Art, wie Filme gedreht und Zuschauer in Unterhaltungsinhalte einbezogen werden, entwickelt sich stetig weiter“, erklärt Will Speck, der mit seinem Kollegen Josh Gordon Regie führt. „Interaktive Filme geben uns die Möglichkeit, Geschichten auf eine ganz neue Weise zu erzählen, da die Zuschauer aktiv mitwirken können“, fügt er hinzu. Co-Regisseur Josh Gordon ergänzt: „Durch dieses Projekt erhalten wir die Chance, mit Talenten aus allen Bereichen der Unterhaltungsindustrie, der Technologie und der Werbebranche zu arbeiten – eine bahnbrechende Neuerung in der Welt des Films.
    [Show full text]
  • Implementing IBM Flashsystem 900
    Front cover Implementing IBM FlashSystem 900 Karen Orlando Ingo Dimmer Detlef Helmbrecht Jon Herd Carsten Larsen Matt Levan Redbooks International Technical Support Organization Implementing IBM FlashSystem 900 November 2016 SG24-8271-01 Note: Before using this information and the product it supports, read the information in “Notices” on page ix. Second Edition (November 2016) This edition applies to the IBM FlashSystem 900, Release 1.2. © Copyright International Business Machines Corporation 2015, 2019. All rights reserved. Note to U.S. Government Users Restricted Rights -- Use, duplication or disclosure restricted by GSA ADP Schedule Contract with IBM Corp. Contents Notices . ix Trademarks . .x IBM Redbooks promotions . xi Preface . xiii Authors. xiv Now you can become a published author, too! . xvi Comments welcome. xvi Stay connected to IBM Redbooks . xvii Summary of changes. xix April 2019, Second Edition update. xix November 2016, Second Edition . xix May 2015, First Edition . xix Chapter 1. FlashSystem storage introduction . 1 1.1 FlashSystem storage overview . 2 1.2 IBM FlashCore technology . 2 1.2.1 Flash wear guarantee . 4 1.3 Why flash technology matters . 4 1.4 IBM FlashSystem family: Product differentiation. 5 1.5 Technology and architectural design overview . 6 1.5.1 Hardware-only data path. 7 1.5.2 The 20nm flash card memory chips . 8 1.5.3 Flash module capacities . 8 1.5.4 Gateway interface FPGA . 8 1.5.5 Flash controller FPGA. 8 1.5.6 IBM Variable Stripe RAID and 2D Flash RAID overview . 9 1.6 Variable Stripe RAID . 10 1.6.1 How Variable Stripe RAID works .
    [Show full text]
  • ECD.AUG.2011.Pdf
    A 1.66GHz Intel®AtomTM Industrial SBC of EPIC Proportions Fanless Extended Temperature All-in-0ne Single Board Computer Industrial-grade CFlash targeted for high-endurance applications. The EPX-C380 is a rugged single board computer that provides an open powerful platform for industrial applications. Powered with either a single or dual core processor, it has a wealth of onboard I/O plus expansion options. Also it supports Linux, Windows® XP embedded, and other x86 real-time operating systems. Features include: t ()[*OUFM¥"UPN/TJOHMFDPSFPS%EVBMDPSFQSPDFTTPS SBCS ENCLOSURES t &NCFEEFE(FO ('9WJEFPDPSFTVQQPSUT$35BOE-7%4øBUQBOFMT simultaneously t $VTUPNTQMBTITDSFFOPOTUBSUVQ t 0QUJPOBM.#PGCBUUFSZCBDLFE43". t 5XP (JHBCJU&UIFSOFUQPSUT t 5XP4"5"DIBOOFMT t &JHIU64#QPSUTFBDIXJUIPWFSDVSSFOUQSPUFDUJPO t 'PVSTFSJBM34DIBOOFMT t CJEJSFDUJPOBMEJHJUBM*0MJOFT t $PNQBDU'MBTI $' DBSETVQQPSUFE t .JOJ1$*FBOE1$Plus expansion connectors t )JHI%FöOJUJPOBVEJPTVQQPSUFE t 8%5 35$ -15 TUBUVT-&%T BOECFFQFS t WPMUPOMZPQFSBUJPO t &1*$TJ[FEwYwBOE3P)4DPNQMJBOU t &#9TJ[FE4#$BMTPBWBJMBCMF t &YUFOEFEUFNQFSBUVSFPQFSBUJPO t 3FTQPOTJWFBOELOPXMFEHFBCMFUFDIOJDBMTVQQPSU t -POHUFSNQSPEVDUBWBJMBCJMJUZ t 2VJDL4UBSU,JUTGPSTPGUXBSFEFWFMPQNFOU $POUBDUVTGPSBEEJUJPOBMJOGPSNBUJPO DVTUPNDPOöHVSBUJPOT BOEQSJDJOH 0VSGBDUPSZBQQMJDBUJPOFOHJOFFSTMPPLGPSXBSEUPXPSLJOHXJUIZPV Call 817-274-7553 or Visit www.winsystems.com/EPX-C380E Ask about our 30-day product evaluation 714UBEJVN%SJWFt"SMJOHUPO 5FYBT 1IPOFt'"9 &NBJMJOGP!XJOTZTUFNTDPN EMBEDDED PCS GPS MODULES COMPACT FLASH SUMIT PANEL PCS I/O MODULES
    [Show full text]
  • IT@Intel Blue Gradient
    Business Intelligence Matt White IIS Manager Enterprise Controls, Capabilities, and Compliance June, Day 2010 Copyright © 2009, Intel Corporation. All rights reserved. Public Legal Notices This presentation is for informational purposes only. INTEL MAKES NO WARRANTIES, EXPRESS OR IMPLIED, IN THIS SUMMARY. BunnyPeople, Celeron, Celeron Inside, Centrino, Centrino logo, Core Inside, FlashFile, i960, InstantIP, Intel, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Core, Intel Inside, Intel Inside logo, Intel. Leap ahead., Intel. Leap ahead. logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel Viiv, Intel vPro, Intel XScale, IPLink, Itanium, Itanium Inside, MCS, MMX, Oplus, OverDrive, PDCharm, Pentium, Pentium Inside, skoool, Sound Mark, The Journey Inside, VTune, Xeon, and Xeon Inside are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries. *Other names and brands may be claimed as the property of others. Copyright © 2009, Intel Corporation. All rights reserved. 2 Copyright © 2009, Intel Corporation. All rights reserved. Public Agenda Business Intelligence (BI) Intel Risk Management BI for Financial Risk Building BI for Intellectual Property (IP) IP Risk Factors IP Risk Model Conceptual Model BI for IP Protection 3 Copyright © 2009, Intel Corporation. All rights reserved. Public Business Intelligence What is business intelligence (BI)? • BI enables fact-based decision making on demand • Solutions typically encompass technologies and processes to extract, transform, and load data • BI is usually defined as the extraction of insights from structured data • Allows flexibility for users to answer questions Security BI enables dynamic fact-based decision making and predictive analytics. 4 Copyright © 2009, Intel Corporation.
    [Show full text]