DOCSLIB.ORG

Intel 正式发布第三代xeon Cooper Lake

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Intel 正式发布第三代xeon Cooper Lake Intel Xeon Cooper Lake CPU 正式发布第三代 Intel 5 OCP Virtual Summit 2020 Intel 正如 在 月份的 上宣布的那样，在一个月后的今天， 正式 Cooper Lake” Xeon CPU 发布了代号为“ 的第三代 可扩展 。 Cedar Island CPU Cooper Lake Cascade Lake CPU 作为 平台下的唯一一款 ， 即延续了 的一些 Cooper Lake CPU Socket P+ Socket CPU 特性，又增加了不少新的功能。 使用了命名为 的新 ，每个 UPI 3 6 CPU 14nm CPU 对外出的 ;<= 组增加到了 组。新 @'34 工艺制程，每个 的最大核心数仍 28 CPU TDP 205W 250W Bfloat 16 然维持在 个，但 EF 从上一代的 增加到了 ，从而提供如 这样的新 Cooper Lake CPU 4.5TB 1DPC DIMM Per 功能。 每个 可以支持的最大内存容量仍然为 ，但在 Y Channel DDR4-3200 Cooper Lake CPU Intel ）模式下可以使用 内存。 也可以与 第二代奥腾持久内存 Intel Optane DC Persistent Memory Module 200 App Direct Y ）配合使用，但只能用在 模式下。 Intel Cooper Lake CPU Intel Xeon CPU 在详细分析 的主要特性之前，还是让我们先来看看 E0 Roadmap Intel 2018Q3 Roadmap 14nm Cooper Lake CPU 的 。按照 在 给出的 ，基于 的 应该在 2019 2020 10nm Ice Lake CPU Intel 年推向市场，紧随其后的是在 年推出基于全新 工艺的 。但由于 Cascade Lake CPU 2019 Cooper Lake CPU 内部的各种原因， 的发布时间推迟到了 年， 也对应地延 2020 后到 年上半年发布。 2018Q3 Intel Xeon Roadmap Xeon Purley CPU 2 /4 /8 Intel 不同于第二代 !Y ）用一款 覆盖 路 路 路服务器设计， 第三代 Xeon Cooper Lake CPU 4 /8 Ice Lake CPU 平台的 主要针对 路 路服务器设计，在今年底推出的 才是针 /2 2021 Eagle Stream Intel 对单路 路服务器应用。直到 年发布的 平台， 才会继续回到常规的节奏，用 Sapphire Rapids CPU 8 新一代 覆盖从单路到 路的服务器设计。 2020Q2 Intel Xeon Roadmap Intel Ice Lake CPU 38 2 ¤¥ 透露的信息，今年底将要推出的 E«¬­ 个核心，这意味着 路服务 76 /152 Ice Lake CPU 8 DDR4 256GB 器系统可以提供 个核心 线程。同时， TM 个 通道，当混合配置 DDR4 DIMM 512GB Intel Optane DCPMM 200 CPU 6TB ¸ 系列内存时，单 可支持最大 内存，双路 12TB Ice Lake Intel Xeon PCIe 服务器则最多可以提供 内存。除此之外， 将会是 系列里面首款支持 Gen4 CPU 速率的 。 Cooper Lake CPU 4 112 /244 18TB 相对而言，使用 的 路服务器最多可以提供 个核心 <DÅEF CPU 4.5TB Intel Cascade Lake CPU 内存容量（单 EFTM 内存），这一规格与 当前在售的 完全相 CPU Cooper Lake Cascade Lake Ice Lake 当。作为同一代的两款 ， ÊËn 的普通升级产品，而 才是 性能大幅提升的新一代产品。 Intel Ice Lake CPU 早期工程样品 Intel 2020 Xeon CPU 之所以 8 年这一代 的规格做了如此大的调整，最主要的原因还是来自于竞争 AMD AMD 2017 2019 Naples Rome EPYC 对手 的压力。随着 在 |¸ |Ã@}: ¸ 两代 处理器，单 CPU 64 8 DDR4 PCIe Gen4 ¬­ GHÅ 个 ³´ÅTM 速率、支持单路服务器设计，这些硬件规格远超 Intel Xeon CPU Intel 10nm 7nm 同时期的 。再加上 在 工艺制程上迟迟无法突破，使用 工艺制程的 AMD EPYC AMD Intel Whitley 处理器具有了相当大的市场吸引力。为了应对 的挑战， 迫不得已调整了 CPU 4 /8 Cedar Island Cooper Lake ! 的迭代计划，先推出针对 路 路市场、小幅升级的 ! CPU 2 PCIe Gen4 8 DDR4 Whitley Ice Lake ，再推出针对 路主流市场、支持 Á¸ 个 通道的 ! CPU AMD EPYC CPU ，从而赶上 的硬件规格。 2019 2021 Intel Xeon CPU õ 发展轨迹 2021 Sapphire Rapids CPU PCIe 当进入 年之后，新一代的 将全面支持最新的硬件技术（ Gen5 UPI 2.0 DDR5 CXL Intel AMD Å Å Å 等），从而使 再一次相对 具有性能优势。厘清上述发展脉络， Intel Xeon CPU Cascade Lake Cooper Lake Ice Lake 2够帮助4户Ê好地理解 = ? ，再到 ¸ Sapphire Rapids ，这一路的内在演ø机理。 Ice Lake Sapphire Rapids CPU Cooper Lake CPU ¸ 距离我们还有一段时间， 的新特性却np Purley Socket P Cooper Lake CPU q马上可以实际用到的东西。相比于上一代 平台的 ， 使用的 Socket P+ 3647 pin 4189 pin 15% IO ª管脚IX= 增加到了 ，增加幅度接近 。增加的 管脚数量为 CPU CPU 205W 250W 提供了更多的功能，这也是 1耗= ,-? 的主要原因。 Intel Xeon-SP 第三代 处理器特性一览 Cascade Lake CPU Cooper Lake CPU Bfloat 16 Ã比y ， 最大的特性变化就是增加了对 I¥Æ Facebook 式的支持，这是如 这样的"计#$%E&'(的地)。 Intel Cooper Lake CPU Bfloat 16 8 数据格式的支持 Bfloat 16 FP16 FP32 FP32 是一种*y ¸ 之间的数据格式，具有与 相同的数据+,，但数据精度 FP16 FP32 Bfloat 16 却d] 相当。这意味着在相同的内存.间/，相比y ， 格式可以0存更多的数据。 AI R­助y1/ 23和推理4D/的数据56次数。 Intel Xeon AI 第三代 处理器在 *2)面的提升 Intel Agilex FPGA Xe GPU Habana Labs AI AI 7K 已8有了 下一代 Å Å ::94:: ;<¸::9=y>?:: Movidius CPU CPU AI ::的:: ;<，但@A? 的BC使用，使 具有一D的 23和推理计#能力，能够让一部 GPU AI Xeon Intel g4户不再EjFGHIJ的 KsL得 #力。在发布第三代 处理器的同时， m}: Stratix 10 NX FPGA Intel AI 了 ，展M了 8yª #力在其;<上BC布N的O>。Ej=意的是，这还 10nm Agilex FPGA .nxy 制程的下一代 。 AI Intel Stratix 10 NX FPGA 为 功能优 4的 Intel 11 Xeon SKU CPU 在发布会上， 一P推出了 款第三代 处理器。 ¹Q上 的数量RS/yklT Xeon CPU Intel SKU CPU 代 的数量。相信在接下来的UV里， 还会继续向 ¹Q/W加新的 种X。 Intel Xeon SKU 已8发布的第三代 ;< ¹Q UPI Cooper Lake CPU Purley CPU Skylake 总线数量的增加也是 的一大YZ。在 平台的两代 上（ & Cascade Lake UPI 3 4 CPU CPU ）， ;<d­ 组。对于 路服务器，每个 ][外三个 之间各自通4一 UPI 2 CPU 2 3 UPI > ;<Ã\。对于 路服务器，两个 间则可以使用 >] > ;<^_。 Purley CPU UPI ! 间 ^_`a Cooper Lake CPU UPI 6 CPU 2 当 b ;<IX,-? 组的时c，相d两个 之间全部e可以使用 > UPI CPU Cooper Lake CPU UPI ;<^_了。这大大增加了 f此之间的数据ghij。7K 上的 k路 10.4Gbps Ice Lake CPU PCIe Gen4 UPI 速率仍然维持在 ，但随着 的到来， 接口的使用将会推m k路 11.2Gbps ÁÂPÍ? 。 8 Cooper Lake CPU 路 ^_`a Cooper Lake CPU 1DPC CPU DDR4- 上第三个主要性能提升Z在于内存)面。 配置下， 可以支持 3200 2DPC CPU DDR4-2933 Platinum UVno在 配置下， 可以支持 UVn。Ej=意的是，只有 SKU 2DPC DDR4-2933 DIMM SKU DDR4-3200 Ypq）等级的 才支持 ，更r等级的 则不支持。 UV Intel DDR4-3200 DIMM n在如今已8s常tu， 的这一v作，有可能是wb8 的全面支持xw.ak Ice Lake CPU Ice Lake CPU 4 /8 后推出的 。yz，主{两路服务器设计的 ，其|量会远大于针对 路 路 Cooper Lake CPU 服务器的 。 Supermicro Cooper Lake CPU SYS-240P-TNRT TM 的 服务器 Intel CPU DDR Optane 里的内存}制器除了要支持标准的 UVn之外，还要支持自%的 DCPMM Cooper Lake CPU Intel Optane DC （奥腾持久内存）。在 发布的同时， 也推出了命名为 Persistent Memory 200 Barlow Pass 128GB 256GB 的第二代奥腾持久内存，代号 ，其容量有 Å ¸ 512GB 三种。 Intel Optane DC Persistent Memory 200 ¡Æ Apache Pass Intel Barlow Pass 38% Ã比于第一代奥腾持久内存（ ）， 宣称 每通道性能提升了 ， 25% DDR4-3200 ij增加了 。之所以取得这样的性能提升，主要归因于 UV颗粒的使用。 Intel Optane DC Persistent Memory 200 实物 Barlow Pass 3200MT/s Memory Mode Cascade Lake CPU TM 的速率，也支持 模式，但在与 Cooper Lake CPU Intel ¸ 配合使用时，并不能同时发挥这两Z优势，这是Ej)别注意的地)。 8½ 给出了详细的解释： 1 Barlow Pass is limited to 2666MT/s support, as it is in the Cascade Lake Xeon Å generation (2nd Generation Intel Xeon Scalable). Cascade Lake CPU Barlow Pass 2666MT/s 当与 配合使用的时c， 会被限Á? 。 2 Barlow Pass does not support Memory Mode on Cooper Lake, nor obviously, any hybrid/ Å mixed mode. On the 3rd Generation Intel Xeon Scalable designs, Barlow Pass is limited to App Direct mode. One will notice that the benchmarks and case studies Intel offered with Barlow Pass are for applications such as SAP HANA. SAP HANA is App Direct only. Cooper Lake CPU Barlow Pass Memory Mode ] 配合使用时， .TM ，也不支持混合模式，只支持 App Direct Mode 。 Intel Optane Memory Mode App Direct Mode Memory MaUV¬­ ¸ 这两种使用模式。在 Mode Optane 下， 持久内存处于数据sMa保V状态，相当于对普通内存进行了扩展。用户可以bEj DRAM Optane 频繁访问的热I¥放置在 里，把访问频Â略低的温I¥放置在 持久内存里，掉电后数据 App Direct Mode Optane Cooper 会丢失。而 可以让用户把一些应用程序放置在 持久内存里。对于 Lake CPU Barlow Pass App Direct Mode ，如果j34 ，则只能用在 下。 Intel Optane DC Persistent Memory 200 的内存模式 Barlow Pass Ice Lake CPU Intel Ice 的这些使用限制相信在 上将不会存在，当今年底 正式发布 Lake CPU Barlow Pass 后， 将会真正地发挥出其性能。 PCIe CPU NVMe SSD AI 信号是每一代 上备受关注的外部接口，¢KÅ ÅV0}制器、 加速器等部 PCIe Cooper Lake CPU Cascade Lake áe会通4 ;<^_。但在 上，这个问题就显得有些¤¥。和 CPU Cooper Lake CPU 48 PCIe Lane PCIe Gen3 一样， 89PQ 个 ，但这些 信号仍然是 Á 8Gbps AMD CPU ARM CPU PCIe Gen4 Cooper Y ），¦­ÍÎ?§l ¸ 已8支持的 速率。由于 Lake CPU Skylake/Cascade Lake 14nm Intel Cooper Lake ¸ 一样en 工艺，因此 ¨有可能在 CPU PCIe Gen3 里©用了tu的 }制器。 Intel 2020 Ice Lake CPU PCIe Gen4 j? 年底的 上才支持 速率，这i来了一系列¤¥的问题。由 Intel 2021 Sapphire Rapids Xeon CPU CXL CXL y 已8ª« 年的 上将会使用 接口，而 接口的物理 PCIe Gen5 Intel PCIe Gen4 AMD ¬nxy ，这使得 只会在 速率上­x一年®¯的时间。与此同时， EPYC CPU PCIe Gen4 3 PCIe Gen4 TM 速率已8­ 年多，各种外设$%xy 速率的设备已经越s越 PCIe Gen4 AMD EPYC CPU ARM 多，为了能够34R( 设备，用户只能在±有市场上²4xy ] CPU NVIDIA Ampere GPU DGX A100 AI 的服务器。比如 .alxy 推出的 23机³，其计#¢Z3 AMD EPYC CPU 用的!nxy 的主´。 NVIDIA DGX A100 AI 训练机型 Intel CPU PCIe Gen4 Cooper 在 自身R¶，除 之外的其·产品线，¸多已8使用了 接口。比如与 Lake CPU P5500 P5600 SSD Intel 2019 Habana Labs AI 一同发布的新款 ¸ 硬¹Å 在 年底ºG的 的 Intel 800 Intel 23KÅS» 已8发布的 ±¹S¼¢K。当用户购买这些设备的时c， 无法将其与自% Xeon CPU PCIe Gen3 Xeon CPU 的 一起打包销售。如果JK]dTM 的 配合使用，ij*2ª¿r AMD EPYC CPU ARM CPU Xeon CPU 一半。用户d2²4 ] 服务器，这¨大地限制了 的市场.间。 Intel P5500 P5600 SSD 新的 ¸ 硬¹ Cooper Lake CPU Intel PCH PCH SKU 除了 之外， 也更新了与之配套的 ;<，推出了三款新的 。在如 CPU PCH Intel AMD EPYC CPU ARM 今的服务器 市场，仍在使用 ;<的只有 这唯一的一%了。 和各X CPU PCH IO CPU 已8Á底地ÂÃ了通4 Ä<ø行 扩展的做法，将这部分功能全部Åt在了 里面，从而 PCB ¢Æ 的布Ç.间。 Intel Lewisburg PCH SKU ¹Q Lewisburg PCH 2017 7 Cooper Lake CPU ;<是在 ||/推出的，È今为止已8­ 种规格。与 PCH C621A C627A C629A PCH SKU b套使用的三款 ;<g别n Å ¸ 。与已有的 Ã比，这三款新的 PCH 10GbE PCH PCH 10GbE 芯片均取消了 ¢l功能，使得这三款 ;<的功耗大幅¿r。 提供的 ¢l PCH Intel 700 MAC Ice Lake 是个s常好的功能，但§前的 里使用的还是 ±¹¢K里的 ;<，下一代 CPU PCIe Gen4 800 PCH 10GbE 必K4 接口] ±¹¢K配合使用，因此 里再增加 ¢l将会S得多Í 了。 PCH 三款新的 ;<的主要特性如下： 2 Intel C621A with no QAT Å 2 Intel C627A with QAT (100Gbps encryption, 65Gbps compression, and RSA acceleration Å of 100K operations per second) 3 Intel C629A with QAT (100Gbps encryption, 75-80Gbps compression, and no RSA Å acceleration) ;:Î Intel Cooper Lake CPU Bfloat 16 CPU AI 的如期推出Ï于为用户带来了支持 数据格式的 ，将助力 CPU UPI Optane DC Persistent Memory 200 技术的Ð地发展。 间更多的 ³´Å UV[块，`j了服 Sapphire Rapids CPU Cooper Lake CPU 4 务器内部的数据通道。在下一代 到来之前，使用 构建的 路 Cooper Lake CPU 8 服务器将是用户.错的选择。当然，从用户和市场角度来看，升级到 构建的 路服 务器的需求不会¼大，yz这种高端服务器的用量较小、升级周期较长。 Ice Lake CPU 2 对于不是那么着急升级的用户，两个季度之后的 将会是更佳的选择。 路机架服务器 Ice Lake CPU PCIe Gen4 8 DDR4 的市场需求本s!大，再加上 将会提供用户急需的 ÁÂÅ ³´ ÅÊ CPU 多的 核数，这一升级将会给用户带来更大的性能提升。 Intel Cooper Lake CPU Cooper Lake 在 发布 的同时，业界主流服务器$%也推出了自己针对 CPU 4 4 的新一代 路服务器系统。在接下来的UV里，本公众号将会详细分析这些新的 路服务器，看看 服务器系统$%们又会给我们isè(éê。.
Load more

Recommended publications
  • Intel® Architecture Instruction Set Extensions and Future Features Programming Reference
    Intel® Architecture Instruction Set Extensions and Future Features Programming Reference 319433-037 MAY 2019 Intel technologies features and benefits depend on system configuration and may require enabled hardware, software, or service activation. Learn more at intel.com, or from the OEM or retailer. No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses. You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifica- tions. Current characterized errata are available on request. This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Intel does not guarantee the availability of these interfaces in any future product. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps. Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1- 800-548-4725, or by visiting http://www.intel.com/design/literature.htm. Intel, the Intel logo, Intel Deep Learning Boost, Intel DL Boost, Intel Atom, Intel Core, Intel SpeedStep, MMX, Pentium, VTune, and Xeon are trademarks of Intel Corporation in the U.S.
    [Show full text]
  • Motherboards, Processors, and Memory
    220-1001 COPYRIGHTED MATERIAL c01.indd 03/23/2019 Page 1 Chapter Motherboards, Processors, and Memory THE FOLLOWING COMPTIA A+ 220-1001 OBJECTIVES ARE COVERED IN THIS CHAPTER: ✓ 3.3 Given a scenario, install RAM types. ■ RAM types ■ SODIMM ■ DDR2 ■ DDR3 ■ DDR4 ■ Single channel ■ Dual channel ■ Triple channel ■ Error correcting ■ Parity vs. non-parity ✓ 3.5 Given a scenario, install and configure motherboards, CPUs, and add-on cards. ■ Motherboard form factor ■ ATX ■ mATX ■ ITX ■ mITX ■ Motherboard connectors types ■ PCI ■ PCIe ■ Riser card ■ Socket types c01.indd 03/23/2019 Page 3 ■ SATA ■ IDE ■ Front panel connector ■ Internal USB connector ■ BIOS/UEFI settings ■ Boot options ■ Firmware upgrades ■ Security settings ■ Interface configurations ■ Security ■ Passwords ■ Drive encryption ■ TPM ■ LoJack ■ Secure boot ■ CMOS battery ■ CPU features ■ Single-core ■ Multicore ■ Virtual technology ■ Hyperthreading ■ Speeds ■ Overclocking ■ Integrated GPU ■ Compatibility ■ AMD ■ Intel ■ Cooling mechanism ■ Fans ■ Heat sink ■ Liquid ■ Thermal paste c01.indd 03/23/2019 Page 4 A personal computer (PC) is a computing device made up of many distinct electronic components that all function together in order to accomplish some useful task, such as adding up the numbers in a spreadsheet or helping you to write a letter. Note that this defi nition describes a computer as having many distinct parts that work together. Most PCs today are modular. That is, they have components that can be removed and replaced with another component of the same function but with different specifi cations in order to improve performance. Each component has a specifi c function. Much of the computing industry today is focused on smaller devices, such as laptops, tablets, and smartphones.
    [Show full text]
  • Intel® Architecture Instruction Set Extensions and Future Features Programming Reference
    Intel® Architecture Instruction Set Extensions and Future Features Programming Reference 319433-041 OCTOBER 2020 Intel technologies may require enabled hardware, software or service activation. No product or component can be absolutely secure. Your costs and results may vary. You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. All product plans and roadmaps are subject to change without notice. The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. Code names are used by Intel to identify products, technologies, or services that are in development and not publicly available. These are not “commercial” names and not intended to function as trademarks. Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be ob- tained by calling 1-800-548-4725, or by visiting http://www.intel.com/design/literature.htm. Copyright © 2020, Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries.
    [Show full text]
  • EARNINGS Presentation Disclosures
    Q2 2020 EARNINGS Presentation Disclosures This presentation contains non-GAAP financial measures. Earnings per share (EPS), gross margin, and operating margin are presented on a non- GAAP basis unless otherwise indicated, and this presentation also includes a non-GAAP free cash flow (FCF) measure. The Appendix provides a reconciliation of these measures to the most directly comparable GAAP financial measure. The non-GAAP financial measures disclosed by Intel should not be considered a substitute for, or superior to, the financial measures prepared in accordance with GAAP. Please refer to “Explanation of Non-GAAP Measures” in Intel's quarterly earnings release for a detailed explanation of the adjustments made to the comparable GAAP measures, the ways management uses the non-GAAP measures, and the reasons why management believes the non-GAAP measures provide investors with useful supplemental information. Statements in this presentation that refer to business outlook, future plans, and expectations are forward-looking statements that involve a number of risks and uncertainties. Words such as "anticipate," "expect," "intend," "goals," "plans," "believe," "seek," "estimate," "continue,“ “committed,” “on-track,” ”positioned,” “launching,” "may," "will," “would,” "should," “could,” and variations of such words and similar expressions are intended to identify such forward-looking statements. Statements that refer to or are based on estimates, forecasts, projections, uncertain events or assumptions, including statements relating to total addressable market (TAM) or market opportunity, future products and technology and the expected availability and benefits of such products and technology, including our 10nm and 7nm process technologies, products, and product designs, and anticipated trends in our businesses or the markets relevant to them, also identify forward-looking statements.
    [Show full text]
  • Die Meilensteine Der Computer-, Elek
    Das Poster der digitalen Evolution – Die Meilensteine der Computer-, Elektronik- und Telekommunikations-Geschichte bis 1977 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 und ... Von den Anfängen bis zu den Geburtswehen des PCs PC-Geburt Evolution einer neuen Industrie Business-Start PC-Etablierungsphase Benutzerfreundlichkeit wird gross geschrieben Durchbruch in der Geschäftswelt Das Zeitalter der Fensterdarstellung Online-Zeitalter Internet-Hype Wireless-Zeitalter Web 2.0/Start Cloud Computing Start des Tablet-Zeitalters AI (CC, Deep- und Machine-Learning), Internet der Dinge (IoT) und Augmented Reality (AR) Zukunftsvisionen Phasen aber A. Bowyer Cloud Wichtig Zählhilfsmittel der Frühzeit Logarithmische Rechenhilfsmittel Einzelanfertigungen von Rechenmaschinen Start der EDV Die 2. Computergeneration setzte ab 1955 auf die revolutionäre Transistor-Technik Der PC kommt Jobs mel- All-in-One- NAS-Konzept OLPC-Projekt: Dass Computer und Bausteine immer kleiner, det sich Konzepte Start der entwickelt Computing für die AI- schneller, billiger und energieoptimierter werden, Hardware Hände und Finger sind die ersten Wichtige "PC-Vorläufer" finden wir mit dem werden Massenpro- den ersten Akzeptanz: ist bekannt. Bei diesen Visionen geht es um die Symbole für die Mengendarstel- schon sehr früh bei Lernsystemen. iMac und inter- duktion des Open Source Unterstüt- möglichen zukünftigen Anwendungen, die mit 3D-Drucker zung und lung. Ägyptische Illustration des Beispiele sind: Berkley Enterprice mit neuem essant: XO-1-Laptops: neuen Technologien und Konzepte ermöglicht Veriton RepRap nicht Ersatz werden.
    [Show full text]
  • Intel® Architecture Instruction Set Extensions and Future Features
    Intel® Architecture Instruction Set Extensions and Future Features Programming Reference May 2021 319433-044 Intel technologies may require enabled hardware, software or service activation. No product or component can be absolutely secure. Your costs and results may vary. You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. All product plans and roadmaps are subject to change without notice. The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. Code names are used by Intel to identify products, technologies, or services that are in development and not publicly available. These are not “commercial” names and not intended to function as trademarks. Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be ob- tained by calling 1-800-548-4725, or by visiting http://www.intel.com/design/literature.htm. Copyright © 2021, Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries.
    [Show full text]
  • 3Rd Gen Intel Xeon Scalable Processors Press Deck
    INDUSTRY INFLECTIONS ARE FUELING THE GROWTH OF DATA 5G Network Transformation, Artificial Intelligence, Intelligent Edge, Cloudification AI & ANALYTICS ARE THE DEFINING WORKLOADS OF THE NEXT DECADE UNMATCHED PORTFOLIO BREADTH AND ECOSYSTEM SUPPORT Intel delivers a silicon & software foundation designed for the diverse range of use cases from the cloud to the edge To create world-changing technology that enriches the lives of every person on earth 5G Network Artificial Intelligent Transformation Intelligence Edge Cloudification MOVE STORE PROCESS ETHERNET SILICON PHOTONICS SOFTWARE & SYSTEM LEVEL Pandemic Response Technology Initiative DIAGNOSE & TREAT RESEARCH & VACCINES LOCAL COMMUNITY International Red Cross SERVE CRITICALLY ILL COVID PATIENTS ILLUMINATE VIRUS AND SUPPORT GLOBAL THROUGH VIRTUAL CARE DNA REPLICATION TASKS RELIEF EFFORTS RAPIDLY EXPAND REMOTE ICUs SPEED DISCOVERY OF SANITIZE ROOMS AND EQUIPMENT TO 100 US HOSPITALS NEW PHARMACEUTICALS WITH AUTONOMOUS ROBOTS PREDICT PATIENTS WHO WILL DEVELOP ACCELERATE GENOMIC ANALYSIS LEARNING SOLUTION FOR STUDENTS ACUTE RESPIRATORY DISTRESS SYNDROME AND DECODE COVID-19 WITHOUT COMPUTERS OR INTERNET Ecosystem BUILD THRIVING DELIVER INNOVATE & INVEST ECOSYSTEM SOLUTIONS IN THE FUTURE Software OPTIMIZED EMPOWER UNIFY SOFTWARE DEVELOPERS APIS Hardware INFUSE AI LEADERSHIP DISCRETE OPTIMIZE AT THE INTO THE CPU ACCELERATORS PLATFORM LEVEL Intel Optane Persistent Memory 200 Series 3rd Gen Intel Gen 3 Habana Intel Xeon Scalable GPU Stratix 10 NX Intel Movidius VPU Gaudi & Goya IN DEVELOPMENT
    [Show full text]
  • Intel's Tiger Lake 11Th Gen Core I7-1185G7 Review and Deep Dive
    Intel’s Tiger Lake 11th Gen Core i7-1185G7 Review and Deep Dive: Baskin’ for the Exotic by Dr. Ian Cutress & Andrei Frumusanu on September 17, 2020 Contents 1. Tiger Lake: Playing with Toe Beans 2. 10nm Superfin, Willow Cove, Xe, and new SoC 3. New Instructions and Updated Security 4. Cache Architecture: The effect of increasing L2 and L3 5. Power Consumption: Intel’s TDP Shenanigans Hurts Everyone 6. Power Consumption: Comparing 15 W TGL to 28 W TGL 7. Power Consumption: Comparing 15 W TGL to 15 W ICL to15 W Renoir 8. CPU ST Performance: SPEC 2006, SPEC 2017 9. CPU MT Performance: SPEC 2006, SPEC 2017 10. CPU Performance: Office and Web 11. CPU Performance: Simulation and Science 12. CPU Performance: Encoding and Rendering 13. Xe-LP GPU Performance: Civilization 6 14. Xe-LP GPU Performance: Deus Ex Mankind Divided 15. Xe-LP GPU Performance: Final Fantasy XIV 16. Xe-LP GPU Performance: Final Fantasy XV 17. Xe-LP GPU Performance: World of Tanks 18. Xe-LP GPU Performance: F1 2019 19. Conclusion: Is Intel Smothering AMD in Sardine Oil? The big notebook launch for Intel this year is Tiger Lake, its upcoming 10nm platform designed to pair a new graphics architecture with a nice high frequency for the performance that customers in this space require. Over the past few weeks, we’ve covered the microarchitecture as presented by Intel at its latest Intel Architecture Day 2020, as well as the formal launch of the new platform in early September. The missing piece of the puzzle was actually testing it, to see if it can match the very progressive platform currently offered by AMD’s Ryzen Mobile.
    [Show full text]
  • ECE 574 – Cluster Computing Lecture 21
    ECE 574 { Cluster Computing Lecture 21 Vince Weaver http://web.eece.maine.edu/~vweaver [email protected] 22 April 2021 Announcements • Projects (I'll send out presentation order) • Attend Faculty Interviews if you can • Midterms not graded yet • Reminder: no final 1 HW #7 notes • Fine grained parallelism • Running on the Pi-cluster ◦ Test with np=7, some code failed that worked with 2 9d4b6548fa8c6ff66602ef5993aca90f common seems to be not gathering in the extra lines ◦ Reading from each core rather than Bcast doesn't help anything. ◦ Some analysis of pi-cluster results Only scale up to 4. 2 cores load bcast convolve combine gather tail store total 1 1.0 0 12.8 3.8 0.1 0 3.4 21.2 2 1.0 0.1 6.4 1.9 1.8 0 2.4 13.7 4 1.0 0.3 3.2 0.9 3.0 0 2.4 10.9 8 1.0 5.6 1.7 0.5 4.6 0 2.4 15.8 16 1.0 7.3 0.7 0.2 6.5 0 2.4 18.2 32 1.0 8.0 0.3 0.1 6.4 0 2.4 18.3 64 1.0 8.8 0.1 0.06 6.9 0 2.4 19.5 3 HW #8 notes • Be careful memory copying, if copying an array of 9 ints need to copy 36 bytes (not 9) • Also, you can pass in ints as parameters (no need to allocate space and then memcpy in. Or you could, but if you do you would use points and allocate space properly) • Be sure you are using *unsigned char* for the image data, not signed char.
    [Show full text]
  • Whitley-Mow-575523-Ww19-2020.Pdf
    Whitley/Cedar Island Platform Message of the Week [MoW] Update Intel Corporation Data Center Platform Application Engineering WW19 2020 Document ID: 575523 Intel Confidential Legal Disclaimer Notice: This document contains information on products in the design phase of development. The information here is subject to change without notice. Do not finalize a design with this information. Intel technologies’ features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at Intel.com, or from the OEM or retailer. No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses. You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
    [Show full text]
  • The Intel X86 Microarchitectures Map Version 3.2
    The Intel x86 Microarchitectures Map Version 3.2 8086 (1978, 3 µm) 80386 (1985, 1.5 to 1 µm) P6 (1995, 0.50 to 0.35 μm) Skylake (2015, 14 nm) NetBurst (2000 , 180 to 130 nm) Series: Alternative Names: iAPX 386, 386, i386 Alternative Names: i686 Alternative Names: SKL (Desktop and Mobile), SKX (Server) (Note : all U and Y processors are MCPs) P5 (1993, 0.80 to 0.35 μm) Alternative Names: Pentium 4, Pentium IV, P4 • 16-bit data bus: Series: Series: Pentium Pro (used in desktops and servers) Series: Alternative Names: Pentium, Series: 8086 (iAPX 86) • Desktop/Server: i386DX Variant: Klamath (1997, 0.35 μm) • Desktop: Desktop 6th Generation Core i5 (i5-6xxx, S-H) 80586, 586, i586 • Desktop: Pentium 4 1.x (except those with a suffix, Willamette, 180 nm), Pentium 4 2.0 (Willamette, 180 • 8-bit data bus: • Desktop lower-performance: i386SX Alternative Names: Pentium II, PII • Desktop higher-performance: Desktop 6th Generation Core i7 (i7-6xxx, S-H), Desktop 7th Generation Core i7 X (i7-7xxxX, X), Desktop 7th Series: nm) 8088 (iAPX 88) • Mobile: i386SL, 80376, i386EX, Series: Pentium II 233/266/300 steppings C0 and C1 (Klamath, used in desktops) Generation Core i9 X (i7-7xxxXE, i7-7xxxX, X), Desktop 9th Generation Core i7 X (i7-9xxxX, X, 14 nm++?), Desktop 9th Generation Core i9 X • Desktop/Server: P5, P54C • Desktop higher-performance: Pentium 4 1.xA (Northwood, 130 nm), Pentium 4 2.x (except 2.0, 2.40A, i386CXSA, i386SXSA, i386CXSB New instructions: Deschutes (1998, 0.25 to 0.18 μm) (i7-9xxxXE, i7-9xxxX, X, 14 nm++?), Xeon W-3175X (W, 14 nm++?)
    [Show full text]
  • Fact Sheet: Intel Unveils Biggest Architectural Shifts in a Generation
    Intel Unveils Biggest Architectural Shifts in a Generation for CPUs, GPUs and IPUs Intel powers the next era of computing for data center, edge and client for the workloads and computing challenges of tomorrow. Aug. 19, 2021 – At Intel’s Architecture Day 2021, Raja Koduri and Intel architects provided details on two new x86 core architectures; Intel’s first performance hybrid architecture, code-named “Alder Lake,” with the intelligent Intel® Thread Director workload scheduler; “Sapphire Rapids,” the next-generation Intel® Xeon® Scalable processor for the data center; new infrastructure processing units; and upcoming graphics architectures, including the Xe HPG and Xe HPC microarchitectures, and Alchemist and Ponte Vecchio SoCs. These new architectures will power upcoming high-performance products and establish the foundations for the next era of Intel innovation aimed at meeting the world’s ever-growing demand for more computing power. Raja Koduri addressed the importance of architectural advancement to meet this demand, saying: “Architecture is alchemy of hardware and software. It blends the best transistors for a given engine, connects them through advanced packaging, integrates high-bandwidth, low-power caches, and equips them with high-capacity, high-bandwidth memories and low-latency scalable interconnects for hybrid computing clusters in a package, while also ensuring that all software accelerates seamlessly. … The breakthroughs we disclosed today demonstrate how architecture will satisfy the crushing demand for more compute performance as workloads from the desktop to the data center become larger, more complex and more diverse than ever.” x86 Cores Efficient-core Intel’s new Efficient-core microarchitecture, previously code-named “Gracemont,” is designed for throughput efficiency, enabling scalable multithreaded performance for modern multitasking.
    [Show full text]