DOCSLIB.ORG

An Evaluation of Software Defined Radio – Main Document

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
An Evaluation of Software Defined Radio – Main Document UNCLASSIFIED This document has been produced by QinetiQ, Defence and Technology Systems for Ofcom under contract number 410000262 and provides an evaluation of software defined radio. An Evaluation of Software Defined Radio – Main Document Editor: Dr. Taj A. Sturman QinetiQ/D&TS/COM/PUB0603670/Version 1.0 15th Mar 2006 Requests for wider use or release must be sought from: QinetiQ Ltd Cody Technology Park Farnborough Hampshire GU14 0LX Copyright © QinetiQ Ltd 2006 UNCLASSIFIED UNCLASSIFIED Administration page Customer Information Customer reference number N/A Project title An Evaluation of Software Defined Radio – Main Document Customer Organisation The Office of Communications (Ofcom) Customer contact Ahmad Atefi Contract number 410000262 Milestone number Of/Qi/002 Date due March 2006 Editor Taj A. Sturman MAL (801) 5378 PB315, QinetiQ, St. Andrews Rd, WR14 3PS [email protected] Principal authors Alister Burr University of York Julie Fitzpatrick QinetiQ Tim James Multiple Access Communications Ltd. Markus Rupp Technical University of Vienna Stephan Weiss University of Southampton Release Authority Name Ian Cox Post Business Group Manager Date of issue March 2006 Record of changes Issue Date Detail of Changes Version 0.1 05th Aug 2005 Creation of initial document including structure. Version 0.2 25th Aug 2005 First draft for review. Version 0.3 5th Mar 2006 Incorporation of reviewed comments. Version 1.0 15th Mar 2006 First Issue. QinetiQ/D&TS/COM/PUB0603670/Version 1.0 Page 2 UNCLASSIFIED UNCLASSIFIED Executive Summary This document provides an evaluation of software defined radio (SDR). In an SDR, some or all of the signal path and baseband processing is implemented by software, normally in the digital domain, that is, the term SDR refers to how the lower layer functionality is implemented. Crucially, the low level functionality of the radio in an SDR can be altered through changes to the software, without any physical changes to the hardware. The realisation of SDRs represents a significant step in the evolution of radio. Two documents have arisen out of this study: An Overview Document and the Main Document (which is this document). It is the intention of this Main Document to provide a relatively detailed account of a particular subject and corresponding references for access to additional information on a particular subject. Due to the sheer volume of this Main Document, each chapter is self-contained and therefore, whilst this gives rise to some repetition, it should enable some ease in dealing with a particular subject of interest. Considering the processes involved in the reception (or the inverse processes for transmission) of information from the point of reception of electro-magnetic waves in the radio channel to the corresponding information for the user, the following system-related issues are involved. An antenna system is required to handle the air/electrical interface. This might range from a single, passive antenna to an array of ‘active’, i.e., reconfigurable, antennas controlled by software. The interface between the analogue and digital domains will be handled by analogue-to-digital converters (ADCs) on the receive side and digital-to-analogue converters (DACs) on the transmit side. Due to limitations in these devices and for the foreseeable future at least, the radio frequency (RF) front-end, incorporating RF amplification and limited frequency translation, will still have to be implemented in the analogue domain (albeit under the control of software). Once in the digital domain, an SDR might use a device such as a field-programmable gate array (FPGA) to implement certain ‘high-speed’ functions, such as mixing, filtering and sample rate conversion and/or ‘general purpose’ processors or digital signal processors (DSPs) to implement ‘low speed’ functions. The demodulated data are passed to/received from higher level ‘application’ software, as in more conventional radio architectures. Note that, although the higher level functionality might be implemented in software, this does not automatically classify a radio as an SDR; for a radio to qualify as an SDR, it is the low level, i.e., physical layer, data link layer and parts of the network layer functionality that must be implemented in software. QinetiQ/D&TS/COM/PUB0603670/Version 1.0 Page 3 UNCLASSIFIED UNCLASSIFIED In its simplest form, an SDR might emulate the function of a conventional radio transceiver, replacing some or all of the analogue frequency translation, filtering, modulation and/or demodulation functions with software defined equivalents. An example of this might be the implementation of a stereo frequency modulation (FM) receiver using no more than a high-speed ADC, an FPGA and an audio DAC. A longer term vision of SDR is the development of generic radio platforms that can be reconfigured ‘on-the-fly’, possibly by means of over-the-air downloads, to target multiple radio standards operating over a wide range of carrier frequencies. Realisation of this long-term vision might ultimately lead to the emergence of cognitive radios (CRs), radios that intelligently combine an awareness of the local radio environment with the requirements of the user to reconfigure themselves dynamically to provide the most appropriate and cost-effective communications link possible. Note that a common misconception is to interchange the terms SDR and CR. Put into a layperson’s terms, the term ‘SDR’ simply refers to a flexible, reconfigurable radio platform whose operation is defined in software. In itself, an SDR has no intelligence. The term ‘CR’ refers to a high-level control entity that intelligently manages the configuration and operation of the radio. It is not a requirement that a CR be implemented using an SDR, or that an SDR has cognitive capabilities. Having said this, SDR is likely to be an enabling technology for CR because of the potential that SDR provides for flexible, reconfigurable radio platforms to be realised. It is further noted that it is not a requirement of an SDR that it be reprogrammable after manufacture, or even that it must support multiple radio standards and/or true wideband operation. In the case of the latter, as stated above, true wideband operation will be dependent on more conventional, analogue architectures, for the foreseeable future anyway. That is, most SDRs effectively will consist of a flexible, analogue RF front-end, with digital domain processing interfaced at some intermediate frequency (IF). Ofcom, the United Kingdom’s (UK’s) communications industry regulator, has acknowledged the emergence of SDR and is keen to gain a better understanding of the technologies behind SDR and the possible ramifications for the regulation and management of spectrum usage in the future. To this end Ofcom has commissioned a study to consider key aspects of the SDR technology. The study was awarded to a consortium of five members. Headed by QinetiQ, this consortium also includes Multiple Access Communications (MAC) Ltd, the University of Southampton, the University of York and the Vienna University of Technology. This document is the culmination of three phases of study, which in broad terms, addresses the following three key groups: • Technology Requirement Enablers • Assessment of SDR • Spectrum efficiency gains of SDR and CR. In the context of subject categories, these three key groups fall under the following headings: • Antennas • RF (Radio Frequency) Linearisation • Antenna Processing QinetiQ/D&TS/COM/PUB0603670/Version 1.0 Page 4 UNCLASSIFIED UNCLASSIFIED • MIMO (Multiple-Input, Multiple-Output) Technology and SDR • Waveforms • Software Aspects • Security • Radio Management and CR • Regulatory Issues • Commercial Drivers • SDR: An Assessment of First Applications and Areas of Deployment • Spectrum Efficiency Gains of SDR and CR. Of these, QinetiQ was responsible for the antenna, software aspects, security, radio management including CR and an assessment of first applications and areas of deployment for SDR; MAC Ltd considered the regulatory issues, commercial drivers and the spectrum efficiency gains of SDR and CR; the University of Southampton investigated antenna processing and waveforms; the University of York provided the discussion on MIMO technology and the Vienna University of Technology considered RF linearisation. Of the topics investigated, we note that some, namely antennas, RF linearisation, MIMO and cognitive radio and radio management, are not necessarily specific to SDR, or even a requirement of SDR. However, these topics become relevant when considering the longer-term vision for SDR. This report represents the culmination of these essential subject areas. Antennas Traditional radio systems are limited to transmission and reception in narrow bands within the RF spectrum. Whilst this has advantages in minimising interference to users in neighbouring bands, it restricts the flexibility of individual transceiver units since they tend to be application-specific, e.g., a portable FM radio receiver (operating at ~100 MHz) cannot receive mobile telephony signals (operating at, say, 1900 MHz). From a general antenna perspective, these narrowband systems relax the constraints on antenna design; it is extremely difficult to design a truly wideband antenna, e.g., an antenna that can operate, say, across the range of 20 MHz to 2000 MHz. It is likely that commercial, ‘wideband’ SDRs, as with current multi-band handsets, initially at least, will be restricted to operating in multiple, distinct frequency bands specified at
Load more

Recommended publications
  • (12) United States Patent (10) Patent No.: US 6,340,897 B1 Lytle Et Al
    USOO6340897B1 (12) United States Patent (10) Patent No.: US 6,340,897 B1 Lytle et al. (45) Date of Patent: *Jan. 22, 2002 (54) PROGRAMMABLE LOGICARRAY FOREIGN PATENT DOCUMENTS INTEGRATED CIRCUIT WITH GENERAL EP OO81917 8/1983 PURPOSE MEMORY CONFIGURABLE ASA EP O410759 A2 1/1991 RANDOM ACCESS OR FIFO MEMORY EP O415542 A2 3/1991 (75) Inventors: Craig S. Lytle, Mountain View; (List continued on next page.) Donald F. Faria, San Jose, both of CA (US) OTHER PUBLICATIONS Matsumoto, Rodney T., “Configurable On-Chip RAM (73) ASSignee: Altera Corporation, San Jose, CA Incorporated into Hign Speed Logic Array," IEEE Custom (US) Integrated Circuits Conference, Jun. 1985, CH2157–6/85/ (*) Notice: Subject to any disclaimer, the term of this 0000–0240, pp. 240–243. patent is extended or adjusted under 35 Landry, Steve, “Application-Specific ICs, Relying on RAM, U.S.C. 154(b) by 0 days. Implement Almost Any Logic Function,” Electronic Design, Oct. 31, 1985, pp. 123–130. This patent is Subject to a terminal dis Bursky, Dave, “Shrink Systems with One-Chip Decoder, claimer. EPROM, and RAM,” Electronic Design, Jul. 28, 1988, pp. 91-94. (21) Appl. No.: 09/481,781 Kawana, Keiichi et al., “An Efficient Logic Block Intercon nect Architecture for User-Reprogrammable Gate Array,” (22) Filed: Jan. 11, 2000 IEEE 1990 Custom Integrated Circuits Conference, May Related U.S. Application Data 1990, CH2860–5/90/0000–0164, pp. 31.3.1-4 (List continued on next page.) (63) Continuation of application No. 08/707,705, filed on Jul. 24, 1996, now Pat. No. 6,049,223, which is a continuation-in Primary Examiner Michael Tokar part of application No.
    [Show full text]
  • INFORMATION to USERS the Most Advanced Technology Has Been
    INFORMATION TO USERS The most advanced technology has been used to photo­ graph and reproduce this manuscript from the microfilm master. UMI films the original text directly from the copy submitted. Thus, some dissertation copies are in typewriter face, while others may be from a computer printer. In the unlikely event that the author did not send UMI a complete manuscript and there are missing pages, these will be noted. Also, if unauthorized copyrighted material had to be removed, a note will indicate the deletion. Oversize materials (e.g., maps, drawings, charts) are re­ produced by sectioning the original, beginning at the upper left-hand corner and continuing from left to right in equal sections with small overlaps. Each oversize page is available as one exposure on a standard 35 mm slide or as a 17" x 23" black and white photographic print for an additional charge. Photographs included in the original manuscript have been reproduced xerographically in this copy. 35 mm slides or 6" x 9" black and white photographic prints are available for any photographs or illustrations appearing in this copy for an additional charge. Contact UMI directly to order. Accessing the World's Information since 1938 300 North Zeeb Road. Ann Arbor. Ml 48106-1346 USA Order Number 8812232 A standard-cell placement tool for the translation of behavioral descriptions into efficient layouts Buchenrieder, Klaus Juergen, Ph.D. The Ohio State University, 1988 Copyright ©1088 by Buchenrieder, Klaus Jflergen. All rights reserved. UMI 300 N. Zeeb Rd. Ann Arbor, MI 48106 PLEASE NOTE: In all cases this material has been filmed In the best possible way from the available copy.
    [Show full text]
  • Computer Aided Logic Design)
    Robert Betz: 97 Department of Electrical and Computer Engineering INTRODUCTION TO CALD (Computer Aided Logic Design) Introduction • Late 1960’s-early 80’s – most logic design carried out using the TTL (transistor transistor logic) or the CMOS (complementary metal oxide transistor) logic families. This design philosophy is now know as dis- crete logic design (although at the time of use it would not have been). • 1980’s – growth of the PLA (Programmable Logic Array) and PAL (Programmable Array Logic) chip technology. Allowed a number of product terms to be once only programmed into a single integrated circuit. Only implemented combinational circuits. See Figure 1 and Figure 2. • The next generation of the PLA/PAL technology allowed the circuits to be programmed in the field and then erased and reprogrammed a number of times. Usually based on EPROM type technology for eras- ure. Flip flops also started to appear in on the outputs of some devices allowing sequential circuits to be built. See Figure 3 and Figure 4. • Late 1980’s – more sophisticated devices started to appear. These were often known as EPLDs (Electrically Programmable Logic Devices) based on macrocell architectures, or FPGAs (Field Program- mable Gate Arrays) based on interconnected gates, or low level struc- tures. These devices contained many more flip flops and more combinational logic capability compared to the earlier PLA/PAL type of circuitry. • 1990’s – Devices now allow almost arbitrary logic to be implemented. Very large devices, equivalent to 150,000 logic gates now available and the size of the devices is increasing. Slide 1 Robert Betz: 97 Department of Electrical and Computer Engineering PLA logic • Used for combinational circuits Function implemented below: F1=AB'+AC F2=AC+BC .
    [Show full text]
  • Technical I.Iterature and Information Guide
    BR101/D REV 19 In Europe Order by BR464/D Technical I.iterature and Information Guide Effective Date 3rd Quarter 1994 ® MOTOROLA Semiconductor Products Sector Introduction To complement the industry's broadest line of semiconductor products, Motorola offers a complete library of Data Books which detail the electrical characteristics of its products. These documents are supplemented by User's Manuals and Application Notes describing the capabilities of the products in circuit and system design. Motorola attempts to fill the need for applications information concerning today's highly cqmplex electronic components. Each year dozens of authors from colleges and universities, and from the industry, add their individual contributions to the collective literature. From these, Motorola has selected a number of texts which add substantially to the comprehension and applications of some of the more complex products. By buying these in large quantities and providing them to customers at lower than retail cost, Motorola hopes to foster a more comprehensive acquaintance with these products at greatly reduced prices. All literature items can be obtained by mail from the Literature Distribution Center. Contents Data Books .......................................................................... 1 Selector Guides and Application Literature .............................................. 7 User's Manuals ..................................................................... 13 Textbooks .........................................................................
    [Show full text]
  • Database Integration
    I DATABASE INTEGRATION ALPHA SERVERS & WORKSTATIONS Digital ALPHA 21164 CPU Technical Journal Editorial The Digital TechnicalJournal is a refereed Cyrix is a trademark of Cyrix Corporation. Jane C. Blake, Managing Editor journal published quarterly by Digital dBASE is a trademark and Paradox is Helen L. Patterson, Editor Equipment Corporation, 30 Porter Road a registered trademark of Borland Kathleen M. Stetson, Editor LJ02/D10, Littleton, Massachusetts 01460. International, Inc. Subscriptionsto the Journal are $40.00 Circulation (non-U.S. $60) for four issues and $75.00 EDA/SQL is a trademark of Information Catherine M. Phillips, Administrator (non-U.S. $115) for eight issues and must Builders, Inc. Dorothea B. Cassady, Secretary be prepaid in U.S. funds. University and Encina is a registered trademark of Transarc college professors and Ph.D. students in Corporation. Production the electrical engineering and computer Excel and Microsoft are registered pde- Terri Autieri, Production Editor science fields receive complimentary sub- marks and Windows and Windows NT are Anne S. Katzeff, Typographer scriptions upon request. Orders, inquiries, trademarks of Microsoft Corporation. Joanne Murphy, Typographer and address changes should be sent to the Peter R Woodbury, Illustrator Digital TechnicalJournal at the published- Hewlett-Packard and HP-UX are registered by address. Inquiries can also be sent elec- trademarks of Hewlett-Packard Company. Advisory Board tronically to [email protected]. Single copies INGRES is a registered trademark of Ingres Samuel H. Fuller, Chairman and back issues are available for $16.00 each Corporation. Richard W. Beane by calling DECdirect at 1-800-DIGITAL Donald Z. Harbert (1-800-344-4825).
    [Show full text]
  • A General Framework for Analyzing, Characterizing, and Implementing Spectrally Modulated, Spectrally Encoded Signals
    Air Force Institute of Technology AFIT Scholar Theses and Dissertations Student Graduate Works 9-2006 A General Framework for Analyzing, Characterizing, and Implementing Spectrally Modulated, Spectrally Encoded Signals Marcus L. Roberts Follow this and additional works at: https://scholar.afit.edu/etd Part of the Systems and Communications Commons Recommended Citation Roberts, Marcus L., "A General Framework for Analyzing, Characterizing, and Implementing Spectrally Modulated, Spectrally Encoded Signals" (2006). Theses and Dissertations. 3336. https://scholar.afit.edu/etd/3336 This Dissertation is brought to you for free and open access by the Student Graduate Works at AFIT Scholar. It has been accepted for inclusion in Theses and Dissertations by an authorized administrator of AFIT Scholar. For more information, please contact [email protected]. A General Framework for Analyzing, Characterizing, and Implementing Spectrally Modulated, Spectrally Encoded Signals DISSERTATION Marcus L. Roberts, Major, USAF AFIT/DS/ENG/06-06 DEPARTMENT OF THE AIR FORCE AIR UNIVERSITY AIR FORCE INSTITUTE OF TECHNOLOGY Wright-Patterson Air Force Base, Ohio APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED. The views expressed in this dissertation are those of the author and do not reflect the official policy or position of the United States Air Force, Department of Defense, or the United States Government. AFIT/DS/ENG/06-06 A General Framework for Analyzing, Characterizing, and Implementing Spectrally Modulated, Spectrally Encoded Signals DISSERTATION Presented to the Faculty Graduate School of Engineering and Management Air Force Institute of Technology Air University Air Education and Training Command In Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy Marcus L.
    [Show full text]
  • Abstract a Software-Defined Radio Based on the Unified
    ABSTRACT A SOFTWARE-DEFINED RADIO BASED ON THE UNIFIED SMSE FRAMEWORK by Robert James Graessle The purpose of this research was to implement a software-defined radio based on a recently developed framework for constructing various spectrally-modulated, spectrally-encoded (SMSE) signals. Two candidate waveforms (MC-CDMA and TDCS) are selected to demonstrate the capabilities of the framework, and they are modulated using antipodal signaling. A transmitter and receiver are each implemented on separate digital signal processor starting kits (DSK). A channel simulator consisting of additive white Gaussian noise and narrowband BPSK interferers is implemented on an FPGA. Burst transmissions from transmitter to receiver through the channel simulator are conducted to evaluate the bit-error rate performance of the system. Results from floating point simulation, fixed point simulation and hardware implementation are presented. The bit-error results from the hardware implementation closely match theoretical results. Also, TDCS is shown to mitigate effects of narrowband interference compared to MC- CDMA. A SOFTWARE-DEFINED RADIO BASED ON THE UNIFIED SMSE FRAMEWORK A Thesis Submitted to the Faculty of Miami University in partial fulfillment of the requirements for the degree of Master of Science Department of Electrical & Computer Engineering by Robert James Graessle Miami University Oxford, Ohio 2010 Advisor________________________ Dr. Chi-Hao Cheng Reader_________________________ Dr. Dmitriy Garmatyuk Reader_________________________ Dr. Vasu Chakravarthy
    [Show full text]
  • A Partitioning-Based Approach to the Fitting Problem in Special Architecture Eplds
    Portland State University PDXScholar Dissertations and Theses Dissertations and Theses 1992 A partitioning-based approach to the fitting problem in special architecture EPLDs Steffan Goller Portland State University Follow this and additional works at: https://pdxscholar.library.pdx.edu/open_access_etds Part of the Electrical and Computer Engineering Commons Let us know how access to this document benefits ou.y Recommended Citation Goller, Steffan, "A partitioning-based approach to the fitting problem in special architecture EPLDs" (1992). Dissertations and Theses. Paper 4218. https://doi.org/10.15760/etd.6102 This Thesis is brought to you for free and open access. It has been accepted for inclusion in Dissertations and Theses by an authorized administrator of PDXScholar. Please contact us if we can make this document more accessible: [email protected]. AN ABSTRACT OF THE THESIS OF Steffen Goller for the Master of Science in Electrical Engineering presented July 9, 1992. Title: A Partitioning-Based Approach to the Fitting Problem in Special Architecture EPLDs APPROVED BY THE MEMBERS OF THE THESIS COMMITTEE: Maria E. Balogh In this thesis, we describe an architecture-driven fitting algorithm for an Application-Specific EPLD, the CY7C361, from Cypress Semiconductor. Tradi- tional placement and routing tools for PLDs perform placement and routing sepa- rately. Several placement possibilities are created and the router tries to realize the connections between the physical locations of the cells on the chip. The Cypress CY7C361 has a very unique chip architecture with a highly limited connectivity be­ tween the physical cells. Therefore, it is necessary to consider the mutability when the placement of cells is performed.
    [Show full text]
  • An Experimental Study on Field Programmable Gate Arrays Routing Resources
    An Experimental Study on Field Programmable Gate Arrays Routing Resources by Serafeim Radis Department of Electronic Engineering Technical University of Crete Chania, Greece July 2005 ABSTRACT Field-Programmable Gate Arrays (FPGAs) are integrated circuits which can be programmed to implement virtually any digital circuit. This programmability provides a low-risk, low-turnaround time option for implementing digital circuits. This programmability comes at a cost, however. Typically, circuits implemented on FPGAs are three times as slow and have only one tenth the density of circuits implemented using more conventional techniques. Much of this area and speed penalty is due to the programmable routing structures and the quantity of routing resources contained in the FPGA. In this study, we focus on commercially available FPGAs examining their capability to handle designs, as far as speed is concerned, of various sizes and bus widths. For this purpose, a large number of experiments have been conducted. Great attention has been given to the varying factors of logic utilization and bus width and their relation with the results. Many graphs developed from the results give an overall view of this delicate subject. Comments on and analysis of the results was also conducted and led to interesting conclusions. Some of these conclusions confirmed our expectations and beliefs on this subject. But some others posed questions worthy to draw our attention. Generally speaking, we believe we shed some light concerning this subject. More study however should be done. 2 ACKNOWLEDGEMENTS I would like to take this opportunity to express my sincere thanks and appreciation to my academic supervisor Professor Dionysis Pneymatikatos, who has provided a continual source of guidance, advice, encouragement, and friendship throughout the period of this study.
    [Show full text]
  • Company Profiles, 1987-1990
    Semiconductor User Inforaiation Service Company Profiles Dataquest a company of M The Dun & Bradstieet Corporation 1290 RJddo- Park Drive San Jose, Califorma 95131-2398 (408) 437-8000 Telex: 171973 Fax: (408) 437-0292 Sales/Service OfBces: XJNITED KINGDOM FRANCE EASTERN U.S. Dataquest UK Lunited Dataquest SARL Dataquest Boston Roussel House, Tour Gallieni 2 1740 Massachusetts Ave. Broadwater Park 36, avenue Gallieni Boxborough, MA 01719-2209 Denham, Uxbridge, Middx UB9 5HP 93175 Bagnolet Cedex (508) 264-4373 England France Ifelex: 171973 0895-835050 (1)48 97 31 00 Fax: (508) 635-0183 Tfeles: 266195 Ifelex: 233 263 Fax: 0895 835260-1-2 Fax: (1)48 97 34 00 GERMANY JAPAN KOREA Dataquest GmbH Dataquest J^an, Ltd. Dataquest Korea Rosenkavalierplatz 17 Ikiyo Ginza Building/2nd Floor Daeheung Bldg. 505 D-8000 Munich 81 7-14-16 Ginza, Clwo-ku 648-23 Yeoksam-dong ^^fest GermaiQr Tbkyo 104 Japan Kangnam-gu, Seoul 135 Korea (089)91 10 64 (03)546-3191 011-82-2-552-2332 Ifelex: 5218070 Ifelex: 32768 Fax: 011-82-2-552-2661 Fax: (089)91 21 89 Fax: (03)546-3198 The content of this report repr^ents our interpretation and analysis of information generally avail­ able to the public or released by responsible individuals in the subject companies, but is not guaranteed as to accuracy or conq)leteness. It does not contain mat^ial provided to us in confidence by our clients. This information is not furnished in connectiai with a sale or offer to sell securities, or in coimec- tion with the solidtaticm of an offer to buy securities.
    [Show full text]
  • Review of Recent Fastbus Developments* Hv
    SLAGPUB3239 October 1983 (W/A) REVIEW OF RECENT FASTBUS DEVELOPMENTS* H. V. Walz Stanford Linear Accelerator Center Stanford University, Stanford, Calijornia 94805 Abstract The status of the FASTBlJS Specification for modular data They have been submitted to the U.S. Department of Energy acquisition and control systems is reviewed. Recent devel- for processing and printing and have been listed as project P86O opments at research laboratories and available support from by the IEEE Standards Board. A European version hss been commercial manufacturers are highlighted. Covered are hard- published.6 ware developments and system implementations in the U.S.A., Major updates contained in the Addenda and Errata are, Canada and Japan. FASTBUS in Europe and software efforts in summary: are described in separate papers at this Conference.‘?* Page 4-11 : All devices shall implement a NTA except Introduction if only geographically addressable and only FASTBUS is a st,andardized modular data bus system for with CSR#O. data acquisition, processing and control. A typical system Page 6-7 : A Master shall generate AR only if both (Fig. 1) consists of crate segments, cable segments, modules CSR#O(Ol) (ENABLE) and CSR#0(02) and host computers. Basic categories of modules are proces- (RUN) are set. sor interfaces, segment interconnects, masters, slaves and diag- Page 7-3 : GAC generates SS = 0, 6 or 7. nostic modules. FASTBUS segments utilize a 32-bit wide bus Page 8-7 : New description of CSR#O bits SO1 and for multiplexed address and data, asynchronous transfers with SO2 concerning AR generation by Masters. handshake protocol (AS-AK, DS-DK), several addressing and Page 10-16 : New SS = 7 for data failure.
    [Show full text]
  • The Cray Extended Architecture Series of Computer Systems, 1988
    . ... , . = 1 T' CI r I e Series c.'Computer Lystems Cmy Rmearch's miwion is to develop and market the world's most powerful computer wtems. For more than a decade, Cray Research has been the induatry leader in large-scale computer systems. he majority of supemomputem installed worldwide are Crav svstems. These svstems are used in advanced research laboratorim and h& gained drong acieptance in dimgovernment, university, and industrial environments. No other manufacturer has Cmy Research's breadth of succws and experience in supercomputer development. The company's initial product, the CRAY-I computer system, was first installed in 19765. The CRAW computer quickly established itself as the standard for largescale eomputer systems; it v\raw the first commercially succesa;ful vector processor, Pmviously, the potential advantages of vector processing had been understood, but effective preetical implementation had eluded computer archltt;.ctr;. The CRAY-1 system broke that barrier, and today vectorization techniques are used routinely by scientists and engineers in a wide variety of di~ciplinee. The GRAY XMP series of computer systems was Cray Research's fim pmduct line featuring a multiprocessor architecture. The two or four CPUs of the larger CRAY X-MP systems can operate independently and simultaneously on separate jobs for greater system throughput of can be applied in combi- nation to opeme jointly on a single job for better program turnaround time. For the first time, multiprocessing and vector proceasing combined to provide a geometric increase in computational performance over convmional wdar processing techniques. The CRAY Y-MP computer Wtem, intraduced in 1988, extended the CRAY X-MP architecture by prwiding unsurpassed power for the mast demanding computational needs.
    [Show full text]