DOCSLIB.ORG

Database Integration

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Database Integration I DATABASE INTEGRATION ALPHA SERVERS & WORKSTATIONS Digital ALPHA 21164 CPU Technical Journal Editorial The Digital TechnicalJournal is a refereed Cyrix is a trademark of Cyrix Corporation. Jane C. Blake, Managing Editor journal published quarterly by Digital dBASE is a trademark and Paradox is Helen L. Patterson, Editor Equipment Corporation, 30 Porter Road a registered trademark of Borland Kathleen M. Stetson, Editor LJ02/D10, Littleton, Massachusetts 01460. International, Inc. Subscriptionsto the Journal are $40.00 Circulation (non-U.S. $60) for four issues and $75.00 EDA/SQL is a trademark of Information Catherine M. Phillips, Administrator (non-U.S. $115) for eight issues and must Builders, Inc. Dorothea B. Cassady, Secretary be prepaid in U.S. funds. University and Encina is a registered trademark of Transarc college professors and Ph.D. students in Corporation. Production the electrical engineering and computer Excel and Microsoft are registered pde- Terri Autieri, Production Editor science fields receive complimentary sub- marks and Windows and Windows NT are Anne S. Katzeff, Typographer scriptions upon request. Orders, inquiries, trademarks of Microsoft Corporation. Joanne Murphy, Typographer and address changes should be sent to the Peter R Woodbury, Illustrator Digital TechnicalJournal at the published- Hewlett-Packard and HP-UX are registered by address. Inquiries can also be sent elec- trademarks of Hewlett-Packard Company. Advisory Board tronically to [email protected]. Single copies INGRES is a registered trademark of Ingres Samuel H. Fuller, Chairman and back issues are available for $16.00 each Corporation. Richard W. Beane by calling DECdirect at 1-800-DIGITAL Donald Z. Harbert (1-800-344-4825). Recent back issues of the INFORMIX is a registered trademark of William R Hawe Journal are also available on the Internet at Informix Software, Inc. Richard J. Hollingworth http://www.digital.com/info/D~/home. Inte1486, Intel, and Pentium are trademarks Richard F. Lary hunl. Complete Digital Internet listings can of Intel Corporation. be obtained by sending an electronic mail Alan G. Nemeth Kerberos is a trademark of Massachusetts message to [email protected]. Jean A. Proulx Institute of Technology. Robert M. Supnik Digital employees may order subscriptions MIPS R4000 is a trademark of MIPS Gayn B. Winters through Readers Choice by entering VTX Computer Systems, Inc. PROFILE at the system prompt. Motif, OSF, and OSF/1 are registered trade- Comments on the content of any paper marks of the Open Software Foundation, are welcomed and may be sent to the Inc. managing editor at the published-by or network address. Novell is a registered trademark of Novell, Inc. Copyright O 1995 Digital Equipment Corporation. Copying without fee is per- ORACLE is a registered trademark of Oracle mitted provided that such copies are made Corporation. for use in educational institutions by faculty POSIX is a registered trademark of the members and are not distributed for com- Institute of Electrical and Electronics mercial advantage. Abstracting with credit Engineers, Inc. of Digital Equipment Corporation's author- ship is permitted. All rights reserved. SCO is a registered trademark of The Santa Cruz Operation, Inc. The information in the Journal is subject to change without notice and should not SequeLink is a registered trademark of be construed as a commitment by Digital TechGnosis, Inc. Equipment Corporation or by the compa- Solaris and Sun are registered trade- nies herein represented. Digital Equipment marks and SunOS is a trademark of Sun Corporation assumes no responsibility for Microsystems, Inc. any errors that may appear in the Journal. SPARC is a registered trademark of SPARC ISSN 0898-90113 International, Inc. Documentation Number EY-T135E-TJ SPEC, SPEC@, SPECint, SPECfp92, Book production was done by Quantic SPECint92, SPECmark, SPECrate-@92, Communications, Inc. and SPECrate-int92 are trademarks of the Standard Performance Evaluation Council. The following are trademarks of Digital Equipment Corporation: ACMS, SPICE is a trademark of the University of ACMS Desktop, ACMSxp, Alphasewer, California at Berkeley. Alphastation, DEC, DEC OSF/l, DECchip, SPX/IPX is a trademark of Novell, Inc. DECnet, DECdtm, DECnet, Digital, the SYBASE is a registered trademark of Sybase, DIGITAL logo, ObjectBroker, OpenVMS, Inc. PATHWORKS, ULTRIX, VAX, and VMS. Tuxedo is a registered trademark of Unix ADABAS is a registered trademark of Systems Laboratories, Inc. Software AG of North America, Inc. UNIX is a registered trademark in the Cover Design AIX, IBM, OS/2, and RISC System/6000 United States and other counmes, licensed Key to the remarkable performance of the are registered trademarks and AS/400, CICS, exclusively through X/Open Company Ltd. Alphaserver 8400/8200 systems is Digital's and DB2 are trademarks of International new 300-MHz, &-bit Alpha 21 164 micro- Business Machines Corporation. X/Open is a trademark of X/Open Company Ltd. processor. Both subjects are featured in this AppleTalk and Macintosh are registered tenth anniversary issue of the Journal and trademarks of Apple Computer, Inc. are represented on the cover in the forms AT&T is a registered trademark of American of a photograph of the microprocessor and Telephone and Telegraph Company. an illustration of the Alphaserver system topology. BT is a registered trademark of British The cover was designed by Mario Telecommunications plc. Furtado of Furtado Communication Challenge is a trademark of Silicon Design. Graphics, Inc. Contents Foreword Richard L. Sires DATABASE INTEGRATION DB Integrator: Open Middleware for Data Access Ilichard Plcdcrcder, Vishu lirishnamitrthy, 1Michacl G.~gnon, and Mayank Vadodaria ACMSxp Open Distributed Transaction Processing Robert K. B;lati, J. Ian Carrtc, Wtlliam B. I)r~~ry, 'inti Oren L. Wicslcr An Open, Distributable, Three-tier, Client-Server Norman G,l)cplcdge, William A. Turner, c~nti Architecture with Transaction Semantics Alesandm Woog ALPHA SERVERS & WORKSTATIONS The AlphaServer 8000 Series: High-end Server lhvid M. Fcn\vick, Denis J. t'ole); Willian~I<. G~st, Platform Development Stcplien R. V;i~ilnDoren,and 1)anicl Wisscll Digital's High-performance CMOS ASIC ]can H. Basm~ji,IGy R. Fisher, Frank W. Gatulis, Herbert R. Kolk, and Jamcs F. Rosenct-a~is The Second-generation Processor Module for Nitin D. Godi\\,aln and Barry A. maska as AlphaServer 2100 Systems The Design and Verification of the Alphastation John H. Zurawski, John E. Murray, and Pat11J. Lrmrnon 600 5-series Workstation ALPHA 21 164 CPU Circuit Implementation of a 300-MHz 64-bit William J. Bo\vllill, Shane L. ]',ell, Rradley J. Bcnschncidcr, 100 Second-generation CMOS Alpha CPU Andrew J. Black, Sharon M. Britrotl, Rubcn W. (:astclino, L>alc R. Donch~n,John H. Edmondson, Harry I<. F.l~r,Ill, Paul E. Grono\\,ski, hi1I<. Jain, Ptltricin L. IO-ocscn, Marc E:.. Lanicrc, 13rucc J. L.oughlin, Shskhar Mehra, l<obcrt 0. Mucllcr, I<onald P. Preston, Sribalan Santhanam, Ti~norli!.A. Shedti, Michael J. S~nitll,.lnd Stcphcn C:. Thie~.,iut' Internal Organization of the Alpha 21 164, John H.Edmondson, Paul I,liubinfeld, Pctcr J. Ikmnon, 119 a 300-MHz 64-bit Quad-issue CMOS RlSC Rradley J. Benschncider, Dchra Bernsrcin, Ruhcn W. Microprocessor C~lstelino,Elizabeth M. Coopcr, Diiniel E. L)c\*cr, Dale H. I)onchin, Timotliy C. Fjsclicr, Anil K. Jnin, Slickh.ir Mchr.1, Jc~nneE. lMcycr, Ronald P. Preston, Vidya IC~jagopalan, Chandrasckhara Sornanathan, Scott A. Taylor, and Gilbcrt M. Wolrich Functional Verification of a Multiple-issue, I\/licll.acII(a~ltro\\lit~ and Lisa M. Noack Pipelined, Superscalar Alpha Processor - the Alpha 21 164 CPU Chip l)igi~.~lTechnical Jottrn.~l \id. 7 No. 1 1995 In Memoriam This tenth 'in~livcrs,~ryissue of tlic I)i,:,i/nl 7i~ch11ic~11,Jri1~1-11~11is dedicated to the memory of l'ctcr E'. Conklin, (:orporatc <:onsulti~igEngineer, who passed ,1\\,ay in April 1995. Pctcr\iro~.ltcdat Di~it'ilh)r 26 ye.1rs. Hc \rr.is one of the pio- nccrs of the DE(:s!,stcm-10 sofi\\,.~rcgro~~p, contrilx~ting its first b~tchand 1.i~- t~r~ilmcmol-!, subs\,stcms. Hc \\,,15 a key contl-ibutor ill the clcsign of the VAS ;~rcliitccturc,ind ~tslanguage .ind run-time cn\.i~-onments.Hc \\rorlted in the Pl)l'-11 and 'Terminals and Pl.i~ltcrsgroups, helping to dc\/clop tlicir tec1inic:il and b~~sinessstl-atcgics in rapidly cli,inging cn\iro~imcnts.Anci lie \\,as a PI-inic mo\.cr of the Alpli,~program, o\,c~-seejngf rst tl~csofk\\~arc dc\.clopment and tlicli all ofthc c~~gi~iccrinp,as \\>ell ,IS cre,itilig its ~~nicl~lcc~~lt~~r.il and man,iscl.i,il app~-oachto cro>>-org,lni/,dtio~i,~ldc\rclopmcnt. lkyond his oi~tstnndingtcclinical and bi~sincsscontributions, Pctcr espouscd dnd represented ,111 tli,it \\.as podill Digital's cult~~rc-respect ~OI-and focils oli pu'plc; doing tlic rigl~tthing for customers and collcag~lcs;dri\~i~ig for concrete results .ind \\~ork,lblcproccsscs. Hc clianipioncci tlic role of \\,omen and minor- tic3 ,is Inanagcrs and contrib~~tors.Hc helped set LIPtlic i~itcrnalNotes systcm to ful-tlicr ope11 co~ii~ii~lnic~~tionsamong e~nployccs,and bcn\~ccncriiployccs and m,inagclnent. And lie ad\~oc,~tcd,lnd modclcd tlic uses of training and de\lclop- mcnt to impro\.c pc1.5onal and ors.~~iizatio~idpcrforma~icc at '111 Ic\,cls. l'ctcr's \\rork is \\.o\.cn tlirougli the f'ibric of lligital's Iiistol-\, liltc a bright, ~~nbrc,iltrlblethl-cad. Hc \\,ill bc sorely liiisscd. Editor's Introduction The Di'qilal 7i.chr~icnI~/o~~r~~zwlmarks addition to discussions of three Alpha server architecture niade up of three its tenth anni\lcrsary \vith thc publica- hardware designs and the new micro- ticrs: desktop, middleware (founded tion of this issue. Since 1985, tlie processor, this issue presents papers on the ACMSsp monitor and Digital's ./ol,~n.ralhas chronicled Digital's engi- on database sohvare technologies.
Load more

Recommended publications
  • Engineering Specification for the KA43 Processor Module Revision 1.0 1–May–1989 COMPANY CONFIDENTIAL RESTRICTED DISTRIBUTION
    Engineering Specification for the KA43 Processor Module Revision 1.0 1–May–1989 COMPANY CONFIDENTIAL RESTRICTED DISTRIBUTION COPYRIGHT (c) 1989 by DIGITAL EQUIPMENT CORPORATION This information shall not be disclosed to non-Digital personnel or generally distributed within Digital. Distribution is restricted to persons authorized and designated by the responsible en- gineer or manager. This document shall not be left unattended, and when not in use shall be stored in a locked storage container. The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may occur in this document. The information in this document does not describe any program or product currently available from Digital Equipment Corporation. Nor does Digital Equipment Corporation commit to imple- ment this specification in any program or product. Digital Equipment Corporation makes no commitment that this document accurately describes any product which it might ever make. Digital Equipment Corporation CONTENTS Preface . ........................................................... v Chapter 1 INTRODUCTION .............................................. 1 1.1 Scope of Document ................................................... 1 1.2 General Description .................................................. 1 1.3 Applicable Documents ................................................. 2 Chapter 2 KA43 ROM MEMORY ........................................
    [Show full text]
  • Alphaserver 4000/4100 Configuration and Installation Guide
    AlphaServer 4000/4100 Configuration and Installation Guide Order Number: EK–4100A–CG. E01 This manual is for manufacturing and field personnel, and resellers who require AlphaServer 4000/4100 system drawer configuration information. Digital Equipment Corporation Maynard, Massachusetts First Printing, June 1997 Digital Equipment Corporation makes no representations that the use of its products in the manner described in this publication will not infringe on existing or future patent rights, nor do the descriptions contained in this publication imply the granting of licenses to make, use, or sell equipment or software in accordance with the description. The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document. The software, if any, described in this document is furnished under a license and may be used or copied only in accordance with the terms of such license. No responsibility is assumed for the use or reliability of software or equipment that is not supplied by Digital Equipment Corporation or its affiliated companies. Copyright 1997 by Digital Equipment Corporation. All rights reserved. The following are trademarks of Digital Equipment Corporation: AlphaServer, OpenVMS, StorageWorks, VAX, and the DIGITAL logo. The following are third-party trademarks: UNIX is a registered trademark in the U.S. and other countries, licensed exclusively through X/Open Company Ltd. Windows NT is a trademark of Microsoft, Inc. All other trademarks and registered trademarks are the property of their respective holders. FCC Notice: The equipment described in this manual generates, uses, and may emit radio frequency energy.
    [Show full text]
  • Micro-Circuits for High Energy Physics*
    MICRO-CIRCUITS FOR HIGH ENERGY PHYSICS* Paul F. Kunz Stanford Linear Accelerator Center Stanford University, Stanford, California, U.S.A. ABSTRACT Microprogramming is an inherently elegant method for implementing many digital systems. It is a mixture of hardware and software techniques with the logic subsystems controlled by "instructions" stored Figure 1: Basic TTL Gate in a memory. In the past, designing microprogrammed systems was difficult, tedious, and expensive because the available components were capable of only limited number of functions. Today, however, large blocks of microprogrammed systems have been incorporated into a A input B input C output single I.e., thus microprogramming has become a simple, practical method. false false true false true true true false true true true false 1. INTRODUCTION 1.1 BRIEF HISTORY OF MICROCIRCUITS Figure 2: Truth Table for NAND Gate. The first question which arises when one talks about microcircuits is: What is a microcircuit? The answer is simple: a complete circuit within a single integrated-circuit (I.e.) package or chip. The next question one might ask is: What circuits are available? The answer to this question is also simple: it depends. It depends on the economics of the circuit for the semiconductor manufacturer, which depends on the technology he uses, which in turn changes as a function of time. Thus to understand Figure 3: Logical NOT Circuit. what microcircuits are available today and what makes them different from those of yesterday it is interesting to look into the economics of producing microcircuits. The basic element in a logic circuit is a gate, which is a circuit with a number of inputs and one output and it performs a basic logical function such as AND, OR, or NOT.
    [Show full text]
  • (12) United States Patent (10) Patent No.: US 6,340,897 B1 Lytle Et Al
    USOO6340897B1 (12) United States Patent (10) Patent No.: US 6,340,897 B1 Lytle et al. (45) Date of Patent: *Jan. 22, 2002 (54) PROGRAMMABLE LOGICARRAY FOREIGN PATENT DOCUMENTS INTEGRATED CIRCUIT WITH GENERAL EP OO81917 8/1983 PURPOSE MEMORY CONFIGURABLE ASA EP O410759 A2 1/1991 RANDOM ACCESS OR FIFO MEMORY EP O415542 A2 3/1991 (75) Inventors: Craig S. Lytle, Mountain View; (List continued on next page.) Donald F. Faria, San Jose, both of CA (US) OTHER PUBLICATIONS Matsumoto, Rodney T., “Configurable On-Chip RAM (73) ASSignee: Altera Corporation, San Jose, CA Incorporated into Hign Speed Logic Array," IEEE Custom (US) Integrated Circuits Conference, Jun. 1985, CH2157–6/85/ (*) Notice: Subject to any disclaimer, the term of this 0000–0240, pp. 240–243. patent is extended or adjusted under 35 Landry, Steve, “Application-Specific ICs, Relying on RAM, U.S.C. 154(b) by 0 days. Implement Almost Any Logic Function,” Electronic Design, Oct. 31, 1985, pp. 123–130. This patent is Subject to a terminal dis Bursky, Dave, “Shrink Systems with One-Chip Decoder, claimer. EPROM, and RAM,” Electronic Design, Jul. 28, 1988, pp. 91-94. (21) Appl. No.: 09/481,781 Kawana, Keiichi et al., “An Efficient Logic Block Intercon nect Architecture for User-Reprogrammable Gate Array,” (22) Filed: Jan. 11, 2000 IEEE 1990 Custom Integrated Circuits Conference, May Related U.S. Application Data 1990, CH2860–5/90/0000–0164, pp. 31.3.1-4 (List continued on next page.) (63) Continuation of application No. 08/707,705, filed on Jul. 24, 1996, now Pat. No. 6,049,223, which is a continuation-in Primary Examiner Michael Tokar part of application No.
    [Show full text]
  • HS1CP Device Channel Processor Operating Software HSOF V3.1
    TM HS1CP Device Channel Processor Operating Software HSOF Version 3.1 Release Notes Order Number: EK−HS1CP−RN. E01 This document summarizes features and characteristics of the HS1CP Device Channel Processor operating software Version 3.1 that are not covered elsewhere in the documentation. These release notes also contain instructions for installing the software. _____________________________ Note____________________________ These Release Notes contain instructions for C_SWAP and HSUTIL that supersede information in the product documentation. Keep these Release Notes near your StorageWorks subsystem. ______________________________________________________________ Software Version: HSOF V3.1 Digital Equipment Corporation Maynard, Massachusetts April 1997 While Digital Equipment Corporation believes the information included in this manual is correct as of the date of publication, it is subject to change without notice. DIGITAL makes no representations that the interconnection of its products in the manner described in this document will not infringe existing or future patent rights, nor do the descriptions contained in this document imply the granting of licenses to make, use, or sell equipment or software in accordance with the description. No responsibility is assumed for the use or reliability of firmware on equipment not supplied by DIGITAL or its affiliated companies. Possession, use, or copying of the software or firmware described in this documentation is authorized only pursuant to a valid written license from DIGITAL, an authorized sublicensor, or the identified licensor. Commercial Computer Software, Computer Software Documentation and Technical Data for Commercial Items are licensed to the U.S. Government with DIGITAL’s standard commercial license and, when applicable, the rights in DFAR 252.227-7015, “Technical Data—Commercial Items.” © Digital Equipment Corporation 1997.
    [Show full text]
  • Xa9846175 Indc(Nds)
    XA9846175 international Atomic Energy Agency INDC(NDS)-374 Distr. G, NC I N DC INTERNATIONAL NUCLEAR DATA COMMITTEE Report on the Consultants' Meeting on CO-ORDINATION OF THE NUCLEAR REACTION DATA CENTERS (Technical Aspects) IAEA Headquarters, Vienna, Austria 26-28 May 1997 Edited by O. Schwerer and H. Wienke October 1997 IAEA NUCLEAR DATA SECTION, WAGRAMERSTRASSE §, A-1400 VIENNA Reproduced by the IAEA in Austria October 1997 INDC(NDS)-374 Distr. G, NC Report on the Consultants' Meeting on CO-ORDINATION OF THE NUCLEAR REACTION DATA CENTERS (Technical Aspects) IAEA Headquarters, Vienna, Austria 26-28 May 1997 Edited by O. Schwerer and H. Wienke October 1997 Contents Introduction 7 The Network of Nuclear Reaction Data Centers 9 List of Acronyms 11 Agenda 13 List of Participants 15 Conclusions and Actions 17 Appendix 1 Agreement on Charged-Particle Data Compilation Responsibility 25 Status Reports Rl Nuclear Data Section 27 R2 RIKEN 41 R3 JCPRG 43 R4 CAJAD 47 R5 NDG-VNIIEF 51 R6 CNDC 53 R7 CJD 57 R8 NEA Data Bank 59 R9 ATOMKI 67 RIO NNDC 73 Selected Working Papers 77 NEXT PAQE(S) left BLANK -7- IAEA Consultants' Meeting on Co-ordination of the Nuclear Reaction Data Centers (Technical Aspects) IAEA Headquarters, Vienna, Austria 26-28 May 1997 Introduction The IAEA Nuclear Data Section convenes in annual intervals coordination meetings of the Network of the Nuclear Reaction Data Centers. The last meeting, with center heads and technical staff present, took place in Brookhaven, USA, 3-7 June 1996. See the report INDC(NDS)-360. The present meeting was attended by technical staff only to discuss technical matters of the nuclear data compilation and exchange by means of the jointly operated computerized systems CINDA, EXFOR, ENDF and others.
    [Show full text]
  • VAX 4000 V96-2.3—10 Feb 1997
    TM VAX 4000 V96-2.3—10 Feb 1997 DIGITAL Systems and Options Catalog Product Description VAX 4000 systems provide commercial systems performance, high availability, and a compact footprint. They support a wide range of applications and options, including FDDI networks and Q-bus peripherals. System enclosure supports internal storage and Q-bus expansion through a B400X expansion cabinet. VAX 4000 systems come in three packages: Desktop Model 106A, Desktop/Deskside Model 108, and Pedestal/Deskside Model 505A/705A DSSI and Ethernet adapter chips—each driven by a 10-MIP on-chip RISC processor—are tightly integrated on the CPU module with direct access to memory. Digital's DSSI to SCSI HSD10 storage solutions replace DSSI RF36 disk technology in all VAX 4000 systems. Digital’s HSD10 DSSI-to-SCSI controller. mounted internally in system cabinet, supports standard RZxx SCSI storage on VAX 4000 systems while still supporting DSSI clustering. External StorageWorks HSD10 controllers are supported. VAX 4000 Model 106A offers performance of 10-ns NVAX chip. Systems achieve 215 transactions per second (TPS). With internal support for the HSD10, DSSI-to-SCSI controller, VAX 4000 customers can take advantage of low-cost, more flexible and open StorageWorks solutions. VAX 4000 Model 108 offers identical performance, is compatible with Model 106A, but is housed in a new Desktop/Deskside minitower enclosure. In addition, these systems offer enchancements in the memory and storage capacity, supporting up to 512 MB of standard SIMM memory and six storage devices in the system enclosure. VAX 4000 Model 505A and 705A offer 12 ns and 9 ns performance, respectively in a Q-bus Pedestal package.
    [Show full text]
  • Computer Architecture Out-Of-Order Execution
    Computer Architecture Out-of-order Execution By Yoav Etsion With acknowledgement to Dan Tsafrir, Avi Mendelson, Lihu Rappoport, and Adi Yoaz 1 Computer Architecture 2013– Out-of-Order Execution The need for speed: Superscalar • Remember our goal: minimize CPU Time CPU Time = duration of clock cycle × CPI × IC • So far we have learned that in order to Minimize clock cycle ⇒ add more pipe stages Minimize CPI ⇒ utilize pipeline Minimize IC ⇒ change/improve the architecture • Why not make the pipeline deeper and deeper? Beyond some point, adding more pipe stages doesn’t help, because Control/data hazards increase, and become costlier • (Recall that in a pipelined CPU, CPI=1 only w/o hazards) • So what can we do next? Reduce the CPI by utilizing ILP (instruction level parallelism) We will need to duplicate HW for this purpose… 2 Computer Architecture 2013– Out-of-Order Execution A simple superscalar CPU • Duplicates the pipeline to accommodate ILP (IPC > 1) ILP=instruction-level parallelism • Note that duplicating HW in just one pipe stage doesn’t help e.g., when having 2 ALUs, the bottleneck moves to other stages IF ID EXE MEM WB • Conclusion: Getting IPC > 1 requires to fetch/decode/exe/retire >1 instruction per clock: IF ID EXE MEM WB 3 Computer Architecture 2013– Out-of-Order Execution Example: Pentium Processor • Pentium fetches & decodes 2 instructions per cycle • Before register file read, decide on pairing Can the two instructions be executed in parallel? (yes/no) u-pipe IF ID v-pipe • Pairing decision is based… On data
    [Show full text]
  • Parallel Computing
    Lecture 1: Computer Organization 1 Outline • Overview of parallel computing • Overview of computer organization – Intel 8086 architecture • Implicit parallelism • von Neumann bottleneck • Cache memory – Writing cache-friendly code 2 Why parallel computing • Solving an × linear system Ax=b by using Gaussian elimination takes ≈ flops. 1 • On Core i7 975 @ 4.0 GHz,3 which is capable of about 3 60-70 Gigaflops flops time 1000 3.3×108 0.006 seconds 1000000 3.3×1017 57.9 days 3 What is parallel computing? • Serial computing • Parallel computing https://computing.llnl.gov/tutorials/parallel_comp 4 Milestones in Computer Architecture • Analytic engine (mechanical device), 1833 – Forerunner of modern digital computer, Charles Babbage (1792-1871) at University of Cambridge • Electronic Numerical Integrator and Computer (ENIAC), 1946 – Presper Eckert and John Mauchly at the University of Pennsylvania – The first, completely electronic, operational, general-purpose analytical calculator. 30 tons, 72 square meters, 200KW. – Read in 120 cards per minute, Addition took 200µs, Division took 6 ms. • IAS machine, 1952 – John von Neumann at Princeton’s Institute of Advanced Studies (IAS) – Program could be represented in digit form in the computer memory, along with data. Arithmetic could be implemented using binary numbers – Most current machines use this design • Transistors was invented at Bell Labs in 1948 by J. Bardeen, W. Brattain and W. Shockley. • PDP-1, 1960, DEC – First minicomputer (transistorized computer) • PDP-8, 1965, DEC – A single bus
    [Show full text]
  • HP Openvms Cluster Software SPD 29.78.27
    Software Product Description PRODUCT NAME: HP OpenVMS Cluster Software SPD 29.78.27 This Software Product Description describes Versions a mix of AlphaServer and VAX or AlphaServer and In- 6.2–1H3, 7.1–1H1, 7.1–1H2, 7.1–2, 7.2, 7.2–1, 7.2– tegrity server systems. In this SPD, this environment is 1H1, 7.2-2, 7.3, 7.3–1, 7.3–2, 8.2, 8.2–1 and 8.3 of the referred to as an OpenVMS Cluster system. following products: Systems in an OpenVMS Cluster system can share pro- • HP VMScluster Software for OpenVMS for Integrity cessing, mass storage (including system disks), and Servers other resources under a single OpenVMS security and management domain. Within this highly integrated en- • HP VMScluster Software for OpenVMS AlphaServers vironment, systems retain their independence because (through V8.3) they use local, memory-resident copies of the OpenVMS operating system. Thus, OpenVMS Cluster systems • HP VAXcluster Software for OpenVMS VAX (through can boot and shut down independently while benefiting V7.3) from common resources. • HP OpenVMS Cluster Client Software for Integrity Servers Applications running on one or more systems in an OpenVMS Cluster system can access shared resources • HP OpenVMS Cluster Client Software for Al- in a coordinated manner. OpenVMS Cluster soft- phaServers (part of NAS150) ware components synchronize access to shared re- sources, allowing multiple processes on any system in • HP OpenVMS Cluster Client Software for VAX the OpenVMS Cluster to perform coordinated, shared (through V7.3) (part of NAS150) data updates. Except where noted, the features described in this Because resources are shared, OpenVMS Cluster sys- SPD apply equally to Integrity server, AlphaServers and tems offer higher availability than standalone systems.
    [Show full text]
  • Validated Processor List
    NISTIR 4557 Programming Languages and Database Language SQL VALIDATED PROCESSOR UST Including GOSIP Conformance Testing Registers Judy B. Kailey Editor U.S. DEPARTMENT OF COMMERCE National Institute of Standards and Technology National Computer Systems Laboratory Software Standards Validation Group Gaithersburg, MD 20899 April 1991 (Supersedes January 1991 Issue) U.S. DEPARTMENT OF COMMERCE Robert A. Mosbacher, Secretary NATIONAL INSTITUTE OF STANDARDS AND TECHNOLOGY John W. Lyons, Director NIST > NISTIR 4557 Programming Languages and Database Language SQL VALIDATED PROCESSOR LIST Including GOSIP Conformance Testing Registers Judy B. Kailey Editor U.S. DEPARTMENT OF COMMERCE National Institute of Standards and Technology National Computer Systems Laboratory Software Standards Validation Group Gaithersburg, MD 20899 April 1991 (Supersedes January 1991 Issue) U.S. DEPARTMENT OF COMMERCE Robert A. Mosbacher, Secretary NATIONAL INSTITUTE OF STANDARDS AND TECHNOLOGY John W. Lyons, Director lib t TABLE OF CONTENTS 1. INTRODUCTION 1 1.1 Purpose 1 1.2 Document Organization 1 1.2.1 Language Processors 1 1.2.2 Contributors to the VPL 2 1.2.3 Other FIPS Conformance Testing Products 2 1.2.4 GOSIP Registers 2 1.3 FIPS Programming and Database Language Standards 3 1.4 Validation of Processors 3 1.4.1 Validation Requirements 3 1.4.2 Placement in the List 4 1.4.3 Removal from the List 4 1.4.4 Validation Procedures 4 1.5 Certificate of Validation 4 1.6 Registered Report 4 1.7 Processor Validation Suites 5 2. COBOL PROCESSORS 7 3. FORTRAN PROCESSORS 13 4. Ada PROCESSORS 21 5. Pascal PROCESSORS 35 6. SQL PROCESSORS 37 APPENDIX A CONTRIBUTORS TO THE LIST A-1 APPENDIX B OTHER FIPS CONFORMANCE TESTING B-1 APPENDIX C REGISTER OF GOSIP ABSTRACT TEST SUITES C-1 APPENDIX D REGISTER OF GOSIP MEANS OF TESTING D-1 APPENDIX E REGISTER OF GOSIP CONFORMANCE TESTING LABORATORIES E-1 .
    [Show full text]
  • Digital Technical Journal, Number 7, August 1988: CVAX
    Digital Technical Tournal Digital Equipment Corporation Managing Editor Richard W Beam Edltor Jane C. Dlak Pcoductloa St& Production Editor - Helen 1 Partenon Designer - Charlotte Bell Typographers -Jonathan M. Bohy Macgaret Burdine lllusultor - Deborah Kc~lcy Advisoiy Board Samuel H. Fuller, Chairman Robert M. Glorioso John W. McCredle Mahendra R. Patel F. Grant Saviers William D. Srrcckr Victor A. Vyssutsky The Digital Technical Journal is published by Digital Equipment Corporatloa, 77 Reed Road, Hudson, Magsachu~etts0 1749. Changes of address should be sent to Digital Equipment Corporation. attention: List Maintenance. I0 Forbes Road, Northboro, MA 01532 Please indude the address label wlth changes marked. Comments on the content of any paper arc welcomed. Write to the editor at Mall Stop HL02.3/K11 at the published~bpaddress. Comments can ahbe sent on the BNET to RDVAX: :BIAKEor on the ARPANET to B~%RDVAX.DE~DE~. Copyright @ 1988 Digital Equipment Corporation. Copying without fee is permitted provided that such copies are made for use in educational lnstltutions by faculty members and are nor distributed for commercial advantage. Abstncting with credit of Digital Equipment Corporation's authorship is permltted. Requests for other copies for a Pee may br made to Digiul Press of Digital Equipment Corporation. A11 rights reserved. The information in this journal is subject to change without notice and should not bc construed as a com- mltment by Digital Equipment Corporation. Digital Equipment Corpmtion assumes no responslbllity for any errors that may appcss in this document ISSN 0898.901X Documentatlcm Number EY-6742H-DP The following are wademarks of Digital Gquipmcnt Corporation: ALL.IN-I.
    [Show full text]