Kwalifikacja E.12. Montaż I Eksploatacja Komputerów

Total Page:16

File Type:pdf, Size:1020Kb

Kwalifikacja E.12. Montaż I Eksploatacja Komputerów Podręcznik dopuszczony do użytku szkolnego przez ministra właściwego do spraw oświaty i wychowania i wpisany do wykazu podręczników przeznaczonych do kształcenia w zawodzie technik informatyk na podstawie opinii rzeczoznawców: mgr. inż. Piotra Matuszewskiego, mgr. inż. Wiesława Wiejowskiego, mgr. Rafała Janusa. Typ szkoły: technikum, szkoła policealna, kurs kwalifikacyjny. Rok dopuszczenia: 2013 Nr ewidencyjny w wykazie: 2/2013 Wszelkie prawa zastrzeżone. Nieautoryzowane rozpowszechnianie całości lub fragmentu niniejszej publikacji w jakiejkolwiek postaci jest zabronione. Wykonywanie kopii metodą kserograficzną, fotograficzną, a także kopiowanie książki na nośniku filmowym, magnetycznym lub innym powoduje naruszenie praw autorskich niniejszej publikacji. Wszystkie znaki występujące w tekście są zastrzeżonymi znakami firmowymi bądź towarowymi ich właścicieli. Autor oraz Wydawnictwo HELION dołożyli wszelkich starań, by zawarte w tej książce informacje były kompletne i rzetelne. Nie biorą jednak żadnej odpowiedzialności ani za ich wykorzystanie, ani za związane z tym ewentualne naruszenie praw patentowych lub autorskich. Autor oraz Wydawnictwo HELION nie ponoszą również żadnej odpowiedzialności za ewentualne szkody wynikłe z wykorzystania informacji zawartych w książce. Redaktor prowadzący: Marcin Borecki Projekt okładki: Maciek Pasek Fotografia na okładce oraz rysunki 3.6, 11.1, 16.4 zostały wykorzystane za zgodą Shutterstock. W książce wykorzystano również ilustracje pochodzące ze strony www.wikipedia.org. Wydawnictwo HELION ul. Kościuszki 1c, 44-100 GLIWICE tel. 32 231 22 19, 32 230 98 63 e-mail: [email protected] WWW: http://helion.pl (księgarnia internetowa, katalog książek) Drogi Czytelniku! Jeżeli chcesz ocenić tę książkę, zajrzyj pod adres http://helion.pl/user/opinie?e12men Możesz tam wpisać swoje uwagi, spostrzeżenia, recenzję. ISBN: 978-83-246-6892-2 Copyright © Helion 2013 Printed in Poland. 6SLVWUHĂFL :VWÚS ...................................................7 5R]G]LDï6\VWHP\OLF]ERZHXĝ\ZDQHZbWHFKQLFHNRPSXWHURZHM ..11 3R]\F\MQHV\VWHP\OLF]ERZH .........................................11 ']LDïDQLDQDOLF]EDFKELQDUQ\FK.......................................17 =DSLVOLF]EELQDUQ\FK]H]QDNLHP .....................................22 /LF]E\ELQDUQHVWDïRL]PLHQQRSU]HFLQNRZH . .25 ,QIRUPDFMDF\IURZD .................................................28 )XQNWRU\ORJLF]QH .................................................31 5R]G]LDï)XQNFMHSDUDPHWU\]DVDG\G]LDïDQLDRUD]V\PEROH LR]QDF]HQLDSRG]HVSRïöZV\VWHPXNRPSXWHURZHJR . 40 3ï\WDJïöZQD ......................................................40 0LNURSURFHVRU.....................................................59 3DPLÚÊRSHUDF\MQD.................................................77 3DPLÚFLPDVRZH ..................................................87 .DUWDJUDğF]QD . .116 0RQLWRU .........................................................120 .DUWDGěZLÚNRZD PX]\F]QD ........................................126 *ïRĂQLNL.........................................................132 0LNURIRQ ........................................................134 =DVLODF]NRPSXWHURZ\ ............................................135 =DVLODF]HDZDU\MQH836 ..........................................141 2EXGRZDNRPSXWHURZD ..........................................143 8U]ÈG]HQLDZHMĂFLRZH ............................................145 2VSU]ÚWVLHFLRZ\ ................................................151 ,QQHSRG]HVSRï\ ................................................153 6\PEROHLSLNWRJUDP\]ZLÈ]DQH]XU]ÈG]HQLDPLWHFKQLNLNRPSXWHURZHM . .156 0DJLVWUDOH,2...................................................158 6SLVWUHĂFL 5R]G]LDï3ODQRZDQLHSU]HELHJXSUDF]ZLÈ]DQ\FK ]SU]\JRWRZDQLHPNRPSXWHUDRVRELVWHJRGRSUDF\ ..............163 (UJRQRPLDL%+3NRPSXWHURZHJRVWDQRZLVNDSUDF\ .....................163 3URMHNWRZDQLHNRPSXWHURZHJRVWDQRZLVNDSUDF\........................165 &]\QQLNLZSï\ZDMÈFHQDZ\EöU]HVWDZXNRPSXWHURZHJR ..................172 &HUW\ğNDFMD&( ...................................................178 =DNXSVSU]ÚWXNRPSXWHURZHJR ......................................178 5R]G]LDï0RQWDĝLUR]EXGRZDNRPSXWHUDRVRELVWHJR ........183 'REöUSRG]HVSRïöZLNRQğJXUDFMDNRPSXWHUDRVRELVWHJR.................183 $QDOL]DGRNXPHQWDFMLWHFKQLF]QHMNRPSRQHQWöZNRPSXWHUDRVRELVWHJR GRïÈF]RQHMSU]H]SURGXFHQWDVSU]ÚWX .................................196 0RQWDĝSRG]HVSRïöZ ..............................................197 $NWXDOL]DFMDRSURJUDPRZDQLDQLVNRSR]LRPRZHJR%,26 ..................219 5R]G]LDï)XQNFMHV\VWHPXRSHUDF\MQHJR ..................226 3RMÚFLHV\VWHPXRSHUDF\MQHJR ......................................226 5RG]DMHV\VWHPöZRSHUDF\MQ\FK.....................................227 6WUXNWXUDV\VWHPXRSHUDF\MQHJR .....................................229 6\VWHP\SOLNöZ...................................................231 (UDV\VWHPöZNOLHQWVHUZHU .........................................233 5R]G]LDï3U]\JRWRZDQLHNRPSXWHUDRVRELVWHJR GR]DLQVWDORZDQLDV\VWHPXRSHUDF\MQHJR.......................234 :\EöUQRĂQLNDLQVWDODF\MQHJRV\VWHPX................................234 8VWDZLHQLD%,266HWXSSU]HGLQVWDODFMÈV\VWHPX ........................243 5R]G]LDï,QVWDORZDQLHV\VWHPöZRSHUDF\MQ\FK.............246 ,QVWDORZDQLHV\VWHPöZ:LQGRZV.....................................246 ,QVWDORZDQLHV\VWHPöZ]URG]LQ\/LQX[ ................................269 :LÚFHMQLĝMHGHQV\VWHPRSHUDF\MQ\QDVWDQRZLVNXNRPSXWHURZ\P .........278 5R]G]LDï&]\QQRĂFLSRLQVWDODF\MQH.......................313 ,QVWDORZDQLHLNRQğJXURZDQLHVWHURZQLNöZXU]ÈG]Hñ .....................313 $NWXDOL]RZDQLHV\VWHPöZRSHUDF\MQ\FK ...............................322 =DEH]SLHF]HQLHV\VWHPXRSHUDF\MQHJR................................327 4 6SLVWUHĂFL 5R]G]LDï.RQğJXUDFMDV\VWHPöZRSHUDF\MQ\FK .............339 .RQğJXURZDQLHV\VWHPX:LQGRZV ...................................339 .RQğJXURZDQLHV\VWHPX/LQX[.......................................356 5R]G]LDï2SW\PDOL]RZDQLHV\VWHPXRSHUDF\MQHJR.........366 2SW\PDOL]RZDQLHV\VWHPX:LQGRZV.................................366 2SW\PDOL]RZDQLHV\VWHPöZ/LQX[...................................381 5R]G]LDï,QWHUIHMV\XU]ÈG]HñSHU\IHU\MQ\FK ...............386 7UDQVPLVMDV]HUHJRZDLUöZQROHJïD..................................386 3RUW\,2 .......................................................389 6\QFKURQLF]QHLQWHUIHMV\V]HUHJRZH .................................391 ,QWHUIHMV\EH]SU]HZRGRZH .........................................395 5R]G]LDï=HZQÚWU]QHXU]ÈG]HQLDSHU\IHU\MQH ..............399 'UXNDUNL .......................................................399 6NDQHU\ .......................................................404 $SDUDW\LNDPHU\F\IURZH .........................................407 ,QQHXU]ÈG]HQLDSHU\IHU\MQH........................................414 5R]G]LDï3U]\JRWRZDQLHXU]ÈG]HñSHU\IHU\MQ\FKGRbSUDF\ ...419 3RGïÈF]HQLHXU]ÈG]HñSHU\IHU\MQ\FKGRNRPSXWHUDRVRELVWHJR ...........419 ,QVWDORZDQLHVWHURZQLNöZLNRQğJXURZDQLHXU]ÈG]Hñ....................425 (NVSORDWDFMDLNRQVHUZDFMDXU]ÈG]HñSHU\IHU\MQ\FK.....................433 5R]G]LDï.RV]WRU\V\QDSUDZLSU]HJOÈGöZ................439 6SRU]ÈG]DQLHKDUPRQRJUDPXNRQVHUZDFMLLQDSUDZNRPSXWHUDRVRELVWHJR . 440 6SRU]ÈG]DQLHGRNXPHQWDFMLVHUZLVRZHM ..............................442 5R]G]LDï1DU]ÚG]LDLĂURGNLQDSUDZF]H..................444 /XWRZQLFH......................................................444 6RQG\ORJLF]QHLLPSXOVDWRU\.......................................445 6SU]ÚWRZHWHVWHU\SDPLÚFL.........................................446 =HVWDZ\LĂURGNLF]\V]F]ÈFH . .446 ¥URGNLVPDUXMÈFH................................................447 =HVWDZ\QDSUDZF]HLĂURGNLNOHMÈFH .................................447 5 6SLVWUHĂFL 2G]LHĝRFKURQQD . .448 6WDFMHOXWRZQLF]H ................................................448 2VF\ORVNRSF\IURZ\..............................................449 5R]G]LDï/RNDOL]DFMDLQDSUDZDXVWHUHNVSU]ÚWRZ\FK NRPSXWHUDRVRELVWHJR .....................................451 2NUHĂODQLHXVWHUNLQDSRGVWDZLHUDSRUWXEïÚGöZSURFHGXU\%,263267.....451 3URJUDP\LVSU]ÚWGRGLDJQR]RZDQLDXU]ÈG]HñNRPSXWHURZ\FK ...........460 /RNDOL]RZDQLHXVWHUHNQDSUDZDLOXEZ\PLDQDZDGOLZ\FKSRG]HVSRïöZ....467 5R]G]LDï/RNDOL]DFMDLQDSUDZDXVWHUHN V\VWHPXRSHUDF\MQHJR......................................479 'LDJQR]RZDQLHLPRQLWRURZDQLHV\VWHPXRSHUDF\MQHJR .................479 /RNDOL]RZDQLHLQDSUDZDXVWHUHNV\VWHPXRSHUDF\MQHJR.................485 5R]G]LDï2G]\VNLZDQLHGDQ\FK........................492 2GV]XNLZDQLHGDQ\FKXĝ\WNRZQLND NDWDORJXGRPRZHJR SRSU]\SDGNRZ\PXVXQLÚFLXNRQWD..................................492 2G]\VNLZDQLHGDQ\FKQDSRGVWDZLHNRSLL]DSDVRZHM ...................493 2G]\VNLZDQLHGDQ\FKQDSRGVWDZLHSXQNWXSU]\ZUDFDQLDV\VWHPX:LQGRZV . 495 2G]\VNLZDQLHSU]\SDGNRZRXVXQLÚW\FKSOLNöZ ZV\VWHPDFK:LQGRZV9LVWDL:LQGRZV.............................498 2G]\VNLZDQLHGDQ\FK]NRV]DV\VWHPX:LQGRZV ......................498 2G]\VNLZDQLHSOLNöZXVXQLÚW\FK]SDPLÚFLPDVRZ\FK ]DSRPRFÈZ\VSHFMDOL]RZDQHJRRSURJUDPRZDQLD .....................498 2G]\VNLZDQLHUHMHVWUXV\VWHPX:LQGRZV .............................502 2G]\VNLZDQLHV\VWHPX]REUD]öZG\VNöZLSDUW\FML.....................503 2G]\VNLZDQLHV\VWHPX]Z\NRU]\VWDQLHPUHFRYHU\GLVF .................504 5R]G]LDï:VND]DQLDGODbXĝ\WNRZQLND SRZ\NRQDQLXQDSUDZ\NRPSXWHUDRVRELVWHJR...................506 :VND]öZNLGODXĝ\WNRZQLNDV\VWHPXRSHUDF\MQHJR ....................506 %LEOLRJUDğD ...........................................509 ½UöGïDLQWHUQHWRZH ...................................510 6NRURZLG] ............................................512 6 :VWÚS Podręcznik Kwalifikacja E.12. Montaż i eksploatacja komputerów osobistych oraz urzą- dzeń peryferyjnych. Podręcznik do nauki zawodu technik informatyk omawia
Recommended publications
  • Improving Resource Utilization in Heterogeneous CPU-GPU Systems
    Improving Resource Utilization in Heterogeneous CPU-GPU Systems A Dissertation Presented to the Faculty of the School of Engineering and Applied Science University of Virginia In Partial Fulfillment of the requirements for the Degree Doctor of Philosophy (Computer Engineering) by Michael Boyer May 2013 c 2013 Michael Boyer Abstract Graphics processing units (GPUs) have attracted enormous interest over the past decade due to substantial increases in both performance and programmability. Programmers can potentially leverage GPUs for substantial performance gains, but at the cost of significant software engineering effort. In practice, most GPU applications do not effectively utilize all of the available resources in a system: they either fail to use use a resource at all or use a resource to less than its full potential. This underutilization can hurt both performance and energy efficiency. In this dissertation, we address the underutilization of resources in heterogeneous CPU-GPU systems in three different contexts. First, we address the underutilization of a single GPU by reducing CPU-GPU interaction to improve performance. We use as a case study a computationally-intensive video-tracking application from systems biology. Because of the high cost of CPU-GPU coordination, our initial, straightforward attempts to accelerate this application failed to effectively utilize the GPU. By leveraging some non-obvious optimization strategies, we significantly decreased the amount of CPU-GPU interaction and improved the performance of the GPU implementation by 26x relative to the best CPU implementation. Based on the lessons we learned, we present general guidelines for optimizing GPU applications as well as recommendations for system-level changes that would simplify the development of high-performance GPU applications.
    [Show full text]
  • Broadwell Skylake Next Gen* NEW Intel NEW Intel NEW Intel Microarchitecture Microarchitecture Microarchitecture
    15 лет доступности IOTG is extending the product availability for IOTG roadmap products from a minimum of 7 years to a minimum of 15 years when both processor and chipset are on 22nm and newer process technologies. - Xeon Scalable (w/ chipsets) - E3-12xx/15xx v5 and later (w/ chipsets) - 6th gen Core and later (w/ chipsets) - Bay Trail (E3800) and later products (Braswell, N3xxx) - Atom C2xxx (Rangeley) and later - Не включает в себя Xeon-D (7 лет) и E5-26xx v4 (7 лет) 2 IOTG Product Availability Life-Cycle 15 year product availability will start with the following products: Product Discontinuance • Intel® Xeon® Processor Scalable Family codenamed Skylake-SP and later with associated chipsets Notification (PDN)† • Intel® Xeon® E3-12xx/15xx v5 series (Skylake) and later with associated chipsets • 6th Gen Intel® Core™ processor family (Skylake) and later (includes Intel® Pentium® and Celeron® processors) with PDNs will typically be issued no later associated chipsets than 13.5 years after component • Intel Pentium processor N3700 (Braswell) and later and Intel Celeron processors N3xxx (Braswell) and J1900/N2xxx family introduction date. PDNs are (Bay Trail) and later published at https://qdms.intel.com/ • Intel® Atom® processor C2xxx (Rangeley) and E3800 family (Bay Trail) and late Last 7 year product availability Time Last Last Order Ship Last 15 year product availability Time Last Last Order Ship L-1 L L+1 L+2 L+3 L+4 L+5 L+6 L+7 L+8 L+9 L+10 L+11 L+12 L+13 L+14 L+15 Years Introduction of component family † Intel may support this extended manufacturing using reasonably Last Time Order/Ship Periods Component family introduction dates are feasible means deemed by Intel to be appropriate.
    [Show full text]
  • Intel® E7501 Chipset for Embedded Computing
    Product Brief Intel® E7501 Chipset for Embedded Computing Product Overview The Intel® E7501 chipset represents the next step in high-performance chipset technology, supporting single- and dual-processor platforms optimized for the Intel® Xeon™ processor and Low Voltage Intel® Xeon™ processor. It also supports uni-processor platforms optimized for the Intel® Pentium® M processor. The design delivers maximized system bus, memory, and I/O bandwidth to enhance performance, scalability, and end-user productivity while providing a smooth transition to next-generation technologies. Features that Maximize Performance of an Intel® E7501 Chipset-based Platform I Dual Intel Xeon processors and a 400/533 MHz I Single or dual DDR266 memory channels system bus provide up to 4.3 GB/s of available provide up to 4.3 GB/s of memory bandwidth bandwidth I Three hub interface 2.0 connections provide Intel in I Intel Pentium M processors and a 400 MHz multiple high-bandwidth I/O configuration Communications system bus provide up to 3.2 GB/s of available options, yielding up to 3.2 GB/s of I/O bandwidth bandwidth Features Benefits Supports one or two Intel® Xeon™ processors I Intel® NetBurst™ microarchitecture and the Hyper-Threading Technology of or Low Voltage Intel® Xeon™ processors the Intel Xeon processor combine to deliver world-class performance. Supports one Intel® Pentium® M processor I New microarchitecture supports low power and high performance. 400/533 MHz system bus capability I Up to 4.3 GB/s system bus bandwidth for increased memory and I/O throughput. Intel hub architecture 2.0 connection I Point-to-point connection between the MCH and up to three P64H2 hub to the Memory Controller Hub (MCH) devices provides up to 3.2 GB/s of bandwidth.
    [Show full text]
  • C:\Andrzej\PDF\ABC Nagrywania P³yt CD\1 Strona.Cdr
    IDZ DO PRZYK£ADOWY ROZDZIA£ SPIS TREFCI Wielka encyklopedia komputerów KATALOG KSI¥¯EK Autor: Alan Freedman KATALOG ONLINE T³umaczenie: Micha³ Dadan, Pawe³ Gonera, Pawe³ Koronkiewicz, Rados³aw Meryk, Piotr Pilch ZAMÓW DRUKOWANY KATALOG ISBN: 83-7361-136-3 Tytu³ orygina³u: ComputerDesktop Encyclopedia Format: B5, stron: 1118 TWÓJ KOSZYK DODAJ DO KOSZYKA Wspó³czesna informatyka to nie tylko komputery i oprogramowanie. To setki technologii, narzêdzi i urz¹dzeñ umo¿liwiaj¹cych wykorzystywanie komputerów CENNIK I INFORMACJE w ró¿nych dziedzinach ¿ycia, jak: poligrafia, projektowanie, tworzenie aplikacji, sieci komputerowe, gry, kinowe efekty specjalne i wiele innych. Rozwój technologii ZAMÓW INFORMACJE komputerowych, trwaj¹cy stosunkowo krótko, wniós³ do naszego ¿ycia wiele nowych O NOWOFCIACH mo¿liwoYci. „Wielka encyklopedia komputerów” to kompletne kompendium wiedzy na temat ZAMÓW CENNIK wspó³czesnej informatyki. Jest lektur¹ obowi¹zkow¹ dla ka¿dego, kto chce rozumieæ dynamiczny rozwój elektroniki i technologii informatycznych. Opisuje wszystkie zagadnienia zwi¹zane ze wspó³czesn¹ informatyk¹; przedstawia zarówno jej historiê, CZYTELNIA jak i trendy rozwoju. Zawiera informacje o firmach, których produkty zrewolucjonizowa³y FRAGMENTY KSI¥¯EK ONLINE wspó³czesny Ywiat, oraz opisy technologii, sprzêtu i oprogramowania. Ka¿dy, niezale¿nie od stopnia zaawansowania swojej wiedzy, znajdzie w niej wyczerpuj¹ce wyjaYnienia interesuj¹cych go terminów z ró¿nych bran¿ dzisiejszej informatyki. • Komunikacja pomiêdzy systemami informatycznymi i sieci komputerowe • Grafika komputerowa i technologie multimedialne • Internet, WWW, poczta elektroniczna, grupy dyskusyjne • Komputery osobiste — PC i Macintosh • Komputery typu mainframe i stacje robocze • Tworzenie oprogramowania i systemów komputerowych • Poligrafia i reklama • Komputerowe wspomaganie projektowania • Wirusy komputerowe Wydawnictwo Helion JeYli szukasz ]ród³a informacji o technologiach informatycznych, chcesz poznaæ ul.
    [Show full text]
  • VIA Apollo P4X400 Chipset Enabling Total System Performance
    VIA Apollo P4X400 Chipset White Paper VIA Apollo P4X400 Chipset Enabling Total System Performance High performance DDR400 chipset platform for the Intel® Pentium® 4 processor Page 1 VIA Apollo P4X400 Chipset White Paper Introduction The VIA Apollo P4X400 is a core logic chipset solution that makes Total System Performance a reality in Intel® Pentium® 4 processor based systems . Fusing the unequalled bandwidth of DDR400 with the Intel® Pentium® 4 processor, the VIA Apollo P4X400 with 533MHz processor bus, AGP 8X, ATA-133, USB 2.0 and 8X V-Link chip interconnect, brings an unmatched suite of new memory, system and I/O technologies to a single platform. In combination these technologies enable Intel® Pentium® 4 systems and servers to achieve heights of performance never scaled before. In the past, advances in one area of system performance have frequently been held back by I/O and connectivity bottlenecks, but with the advent of the VIA Apollo P4X400, every aspect of performance is addressed, delivering end user experiences that meet the high expectations of today’s consumers. The VT8235, with USB 2.0 integrated into a chipset for the first time, enables peripheral devices to send and receive data at 480 Mbps, 40 times faster than the previous USB standard. This data can then be sent to the North Bridge through the new 8X V-Link chip interconnect which offers 533MB/s of bandwidth, twice as much as Intel Hub Architecture, making sure the ultra fast processor and DDR333 memory subsystem is supplied with all the data it needs minimizing system delays and offering the smoothest system performance you will ever have experienced.
    [Show full text]
  • Application-Controlled Frequency Scaling Explained
    The TURBO Diaries: Application-controlled Frequency Scaling Explained Jons-Tobias Wamhoff, Stephan Diestelhorst, and Christof Fetzer, Technische Universät Dresden; Patrick Marlier and Pascal Felber, Université de Neuchâtel; Dave Dice, Oracle Labs https://www.usenix.org/conference/atc14/technical-sessions/presentation/wamhoff This paper is included in the Proceedings of USENIX ATC ’14: 2014 USENIX Annual Technical Conference. June 19–20, 2014 • Philadelphia, PA 978-1-931971-10-2 Open access to the Proceedings of USENIX ATC ’14: 2014 USENIX Annual Technical Conference is sponsored by USENIX. The TURBO Diaries: Application-controlled Frequency Scaling Explained Jons-Tobias Wamhoff Patrick Marlier Dave Dice Stephan Diestelhorst Pascal Felber Christof Fetzer Technische Universtat¨ Dresden, Germany Universite´ de Neuchatel,ˆ Switzerland Oracle Labs, USA Abstract these features from an application as needed. Examples in- Most multi-core architectures nowadays support dynamic volt- clude: accelerating the execution of key sections of code on age and frequency scaling (DVFS) to adapt their speed to the the critical path of multi-threaded applications [9]; boosting system’s load and save energy. Some recent architectures addi- time-critical operations or high-priority threads; or reducing tionally allow cores to operate at boosted speeds exceeding the the energy consumption of applications executing low-priority nominal base frequency but within their thermal design power. threads. Furthermore, workloads specifically designed to run In this paper, we propose a general-purpose library that on processors with heterogeneous cores (e.g., few fast and allows selective control of DVFS from user space to accelerate many slow cores) may take additional advantage of application- multi-threaded applications and expose the potential of hetero- level frequency scaling.
    [Show full text]
  • AMD's Early Processor Lines, up to the Hammer Family (Families K8
    AMD’s early processor lines, up to the Hammer Family (Families K8 - K10.5h) Dezső Sima October 2018 (Ver. 1.1) Sima Dezső, 2018 AMD’s early processor lines, up to the Hammer Family (Families K8 - K10.5h) • 1. Introduction to AMD’s processor families • 2. AMD’s 32-bit x86 families • 3. Migration of 32-bit ISAs and microarchitectures to 64-bit • 4. Overview of AMD’s K8 – K10.5 (Hammer-based) families • 5. The K8 (Hammer) family • 6. The K10 Barcelona family • 7. The K10.5 Shanghai family • 8. The K10.5 Istambul family • 9. The K10.5-based Magny-Course/Lisbon family • 10. References 1. Introduction to AMD’s processor families 1. Introduction to AMD’s processor families (1) 1. Introduction to AMD’s processor families AMD’s early x86 processor history [1] AMD’s own processors Second sourced processors 1. Introduction to AMD’s processor families (2) Evolution of AMD’s early processors [2] 1. Introduction to AMD’s processor families (3) Historical remarks 1) Beyond x86 processors AMD also designed and marketed two embedded processor families; • the 2900 family of bipolar, 4-bit slice microprocessors (1975-?) used in a number of processors, such as particular DEC 11 family models, and • the 29000 family (29K family) of CMOS, 32-bit embedded microcontrollers (1987-95). In late 1995 AMD cancelled their 29K family development and transferred the related design team to the firm’s K5 effort, in order to focus on x86 processors [3]. 2) Initially, AMD designed the Am386/486 processors that were clones of Intel’s processors.
    [Show full text]
  • Hwinfo64 Report
    HWiNFO64 v5.56-3230 Creation Time 27.08.2017 17:22 CHRISTIAN-HOME [Current Computer] Computer Name: CHRISTIAN-HOME [Operating System] Microsoft Windows 10 Professional (x64) Build Operating System: 15063.540 (RS2) UEFI Boot: Not Present Central Processor(s) [CPU Unit Count] Number Of Processor Packages 1 (Physical): Number Of Processor Cores: 8 Number Of Logical Processors: 16 AMD Ryzen 7 1700 [General Information] Processor Name: AMD Ryzen 7 1700 Original Processor Frequency: 3000.0 MHz Original Processor Frequency 3000 [MHz]: CPU ID: 00800F11 Extended CPU ID: 00800F11 CPU Brand Name: AMD Ryzen 7 1700 Eight-Core Processor CPU Vendor: AuthenticAMD CPU Stepping: ZP-B1 CPU Code Name: Summit Ridge CPU Technology: 14 nm CPU OPN: YD1700BBM88AE CPU Platform: AM4 Microcode Update Revision: 8001126 SMU Firmware Revision: 25.77.0 Number of CPU Cores: 8 Number of Logical CPUs: 16 [Operating Points] CPU HFM (Maximum): 3000.0 MHz = 30.00 x 100.0 MHz CPU CPB: [Unlimited] CPU Current: 3193.2 MHz = 32.00 x 99.8 MHz @ 0.9875 V CPU Bus Type: UMI [Cache and TLB] L1 Cache: Instruction: 8 x 64 KBytes, Data: 8 x 32 KBytes L2 Cache: Integrated: 8 x 512 KBytes L3 Cache: 2 x 8 MBytes Instruction TLB: Fully associative, 64 entries Data TLB: Fully associative, 64 entries [Standard Feature Flags] FPU on Chip Present Enhanced Virtual-86 Mode Present I/O Breakpoints Present Page Size Extensions Present Time Stamp Counter Present Pentium-style Model Specific Registers Present Physical Address Extension Present Machine Check Exception Present CMPXCHG8B Instruction Present
    [Show full text]
  • Computer Hardware and Servicing
    GOVERNMENT OF TAMILNADU DIRECTORATE OF TECHNICAL EDUCATION CHENNAI – 600 025 STATE PROJECT COORDINATION UNIT Diploma in Computer Engineering Course Code: 1052 M – Scheme e-TEXTBOOK on Computer Hardware and Servicing for VI Semester Diploma in Computer Engineering Convener for Computer Engineering Discipline: Tmt.A.Ghousia Jabeen Principal TPEVR Government Polytechnic College Vellore- 632202 Team Members for Computer Hardware and Servicing: Mr. M. Suresh Babu HOD / Computer Engineering, N.P.A. Centenary Polytechnic College, Kotagiri – 643217 Mr. H.Ganesh Lecturer (SG) / Computer Engineering, N.P.A. Centenary Polytechnic College, Kotagiri – 643217 Dr. S.Sharmila HOD / IT P.S.G. Polytechnic College, Coimbatore – 641001. Validated by Dr. S. Brindha HOD/Computer Networks, PSG Polytechnic College, Coimbatore – 641001. CONTENTS Unit No. Name of the Unit Page No. 1 MOTHERBOARD COMPONENTS 1 2 MEMORY AND I/O DEVICES 33 3 DISPLAY, POWER SUPPLY AND BIOS 91 4 MAINTENANCE AND TROUBLE SHOOTING OF 114 DESKTOP & LAPTOP COMPUTERS 5 MOBILE PHONE SERVICING 178 Unit-1 Motherboard Components UNIT -1 MOTHERBOARD COMPONENTS Learning Objectives: Learner should be able to ➢ Acquire the skills of motherboard and its components ➢ Explain the basic concepts of processor. ➢ Differentiate the types of processor technology ➢ Describe the concepts of chipsets ➢ Differentiate the features of PCI,AGP, USB and processor bus Introduction: To troubleshoot the PC effectively, a student must be familiar about the components and its features. This chapter focuses the motherboard and its components. Motherboard is an important component of the PC. The architecture and the construction of the motherboard are described. This chapter deals the various types of processors and its features.
    [Show full text]
  • Amd Power Management Srilatha Manne 11/14/2013 Outline
    AMD POWER MANAGEMENT SRILATHA MANNE 11/14/2013 OUTLINE APUs and HSA Richland APU APU Power Management Monitoring and Management Features 2 | DOE WEBINAR| NOV 14, 2013 APU: ACCELERATED PROCESSING UNIT The APU has arrived and it is a great advance over previous platforms Combines scalar processing on CPU with parallel processing on the GPU and high-bandwidth access to memory Advantages over other forms of compute offload: Easier to program Easier to optimize Easier to load-balance Higher performance Lower power © Copyright 2012 HSA Foundation. All Rights Reserved. 3 WHAT IS HSA? Joins CPUs, GPUs, and accelerators into a unified computing framework Single address space accessible to avoid the overhead of data copying HSA Accelerated Applications Access to Broad Set of Programming Use-space queuing to minimize Languages communication overhead Pre-emptive context switching for better Legacy quality of service Applications Simplified programming HSA Runtime Single, standard computing environments Infrastructure Support for mainstream languages— OS C, C++, Fortran, Java, .NET Lower development costs Memory Optimized compute density Radical performance improvement for CPU GPU ACC HPC, big data, and multimedia workloads HSA Platform Low power to maximize performance per watt 4 | AMD OPTERON™ PROCESSOR ROADMAP | NOVEMBER 13, 2013 A NEW ERA OF PROCESSOR PERFORMANCE Heterogeneous Single-core Era Multi-core Era Systems Era Temporarily Enabled by: Constrained by: Enabled by: Constrained by: Enabled by: Moore’s Power Moore’s Law Power Abundant data Constrained by: Law Complexity SMP Parallel SW parallelism Programming Voltage architecture Scalability Power efficient models Scaling GPUs Comm.overhead pthreads OpenMP / TBB … Assembly C/C++ Java Shader CUDA OpenCL … C++ and Java ? we are here we are Performance Performance here Throughput Performance Performance we are Modern Modern Application here Single-thread Single-thread Performance Time Time (# of processors) Time (Data-parallel exploitation) © Copyright 2012 HSA Foundation.
    [Show full text]
  • Bericht Von: <CHRISTIAN>
    Bericht von: <CHRISTIAN> file:///C:/Users/Chris/Documents/AIDA64 Reports/Report.htm AIDA64 Extreme Navigation Version AIDA64 v5.95.4500/de Benchmark Modul 4.3.770-x64 Homepage http://www.aida64.com/ Berichtsart Berichts-Assistent [ TRIAL VERSION ] Computer CHRISTIAN Ersteller Chris Betriebssystem Microsoft Windows 10 Home 10.0.16299.248 (Win10 RS3) Datum 2018-02-24 Zeit 09:15 Übersicht Computer: Computertyp ACPI x64-basierter PC Betriebssystem Microsoft Windows 10 Home OS Service Pack [ TRIAL VERSION ] Internet Explorer 11.248.16299.0 Edge 41.16299.248.0 DirectX DirectX 12.0 Computername CHRISTIAN Benutzername Chris Domainanmeldung [ TRIAL VERSION ] Datum / Uhrzeit 2018-02-24 / 09:16 Motherboard: CPU Typ QuadCore AMD A8-6600K, 4221 MHz (42 x 101) Motherboard Name Asus A85XM-A (1 PCI, 1 PCI-E x1, 1 PCI-E x16, 2 DDR3 DIMM, Audio, Video, Gigabit LAN) 1 von 270 24.02.2018, 09:26 Bericht von: <CHRISTIAN> file:///C:/Users/Chris/Documents/AIDA64 Reports/Report.htm Motherboard Chipsatz AMD A85X, AMD K15.1 Navigation Arbeitsspeicher [ TRIAL VERSION ] DIMM1: Crucial 8 GB DDR3-1333 DDR3 SDRAM (9-9-9-24 @ 666 MHz) (8-8-8-22 @ 609 MHz) (7-7-7-20 @ 533 MHz) ST102464BA1339.16F (6-6-6-17 @ 457 MHz) DIMM2: Crucial [ TRIAL VERSION ] ST102464BA1339.16F BIOS Typ AMI (07/18/2013) Anzeige: Grafikkarte AMD Radeon HD 8570D (768 MB) Grafikkarte AMD Radeon HD 8570D (768 MB) Grafikkarte AMD Radeon HD 8570D (768 MB) 3D-Beschleuniger AMD Radeon HD 8570D (Richland) Monitor Samsung SyncMaster T27A550 (Digital) [27" LCD] Multimedia: Soundkarte ATI Radeon HDMI @ AMD K15.1
    [Show full text]
  • Comptia A+ Certification Exam Prep
    Course 445 CompTIA A+ Certification Exam Prep 445/CN/H.3/709/H.2 Acknowledgments The author would like to thank the following people for their valuable help with this course: Teresa Shinn Carl Waldron Tim Watts Esteban Delgado Dave O’Neal Shirley Auguste Alicia Richardson © Learning Tree International, Inc. All rights reserved. Not to be reproduced without prior written consent. © LEARNING TREE INTERNATIONAL, INC. All rights reserved. All trademarked product and company names are the property of their respective trademark holders. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, or translated into any language, without the prior written permission of the publisher. Copying software used in this course is prohibited without the express permission of Learning Tree International, Inc. Making unauthorized copies of such software violates federal copyright law, which includes both civil and criminal penalties. Introduction and Overview Course Objectives The main objective of this course is to Prepare you to pass the CompTIA A+ 220-901 and 220-902 exams To accomplish this goal, you will learn how to Safely disassemble and reassemble a complete PC system Install and configure common PC motherboards and adapter cards Use an organized strategy to identify and troubleshoot common PC problems Select and install the correct type of RAM memory needed to upgrade a PC system Install and configure data storage systems, including hard disks, solid state drives (SSD), CD, and DVD-ROM drives Identify fundamental components of laptops and mobile devices and describe how to troubleshoot common problems © Learning Tree International, Inc.
    [Show full text]