DOCSLIB.ORG

The One-Transistor, One-Capacitor (1T1C) Dynamic Random Access Memory (DRAM), and Its Impact on Society

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text

Load more

The One-Transistor, One-Capacitor (1T1C) Dynamic Random Access Memory (DRAM), and its Impact on Society R. Jacob Baker Department of Electrical and Computer Engineering Boise State University 1910 University Dr., ET 201 Boise, ID 83725 [email protected] Abstract – Memory technology development, in particular dynamic random access memory (DRAM), has been the greatest driving force in the advancement of solid-state technology for integrated circuit development over the last 40 years. The origin of DRAM circuits and technology can be traced to Dr. Dennard’s Patent (Number 3,387,286) granted on June 4, 1968. This truly visionary work, using a single transistor and capacitor (the 1T1C), is one of the most manufactured devices in the history of mankind. This talk will review the impact of his invention and discuss the brilliance of Dr. Dennard for conceiving the invention of the 1T1C cell prior to the maturity of metal oxide semiconductor (MOS) technology and in the face of critics that may have likely asked “why in the world would we want a memory, DRAM, that forgets its’ contents!?” Baker 1 Let’s Step Back in Time What are the following (hint: they were found in your local supermarket in the 50s, 60s, and early 70s) Photos taken from ebay.com Baker 2 Semiconductor-based Electronics were still new during this period of time Does anyone remember the birth of the transistor radio? Below is seen the 2-transistor Furtura transistor radio (ca. 1955) 9 Note the output is via an earphone 9 Also note the schematic (not many, if any, consumer electronics products today come with a schematic) Photos taken from ebay.com Baker 3 Evolution of the Transistor Radio These were a big deal both because they were portable (something not practically possible with vacuum tube radios) and because they used a new technology (solid-state devices that didn’t wear out) Photos taken from ebay.com Baker 4 Growing Complexity Note the use of bipolar junction technology to replace vacuum tubes Photo taken from ebay.com Baker 5 What was going on with memory storage during this time? Dominated by the magnetic core memory seen below During the 1960s solid-state memory was developed based on the BJT 9 Ultimately wasn’t successful (compared to MOS-based memory) 1 mm Image from wikipedia.org Baker 6 So why is Dr. Dennard’s invention such a big deal? During the excitement of bipolar technology replacing vacuum tubes in most electronic devices he filed an invention disclosure on July 14, 1967 that 9 Used metal-oxide-semiconductor (MOS) technology 9 Proposed a memory, the one-transistor, one-capacitor (1T1C cell), that forgets its contents! Why is using MOS technology such a big deal over bipolar? 9 MOS technology is scalable! 9 Another significant contribution from Dr. Dennard’s is scaling theory. Why is a memory that forgets its contents such a big deal? 9 It’s small! 9 It’s fast! Baker 7 Dennard’s Scaling Theory* Predicted that MOS devices would continue to shrink in size (scale) over time 9 Higher density 9 Faster 9 Low power Also discussed how interconnect would scale 9 RC times of the lines don’t scale but as distances shrink delays drop * Dennard, R.H.; Gaensslen, F.H.; Rideout, V.L.; Bassous, E., and LeBlanc, A.R., “Design of ion-implanted MOSFET's with very small physical dimensions,” IEEE Journal of Solid-State Circuits, Volume 9, Issue 5, Oct 1974, pp. 256 - 268 Baker 8 Scaling Theory Scaling from Dennard’s paper 9 Device and Circuit Scaling 9 Interconnect Scaling 9 Scale parameter is about 1.4 (1/κ = 0.7) Baker 9 The One-Transistor, One-Capacitor (1T1C) Dynamic Random Access Memory (DRAM) cell The array is formed with word (row) and column (bit) lines Baker 10 Folded and Open Arrays The open array Baker 11 Folded and Open Arrays The folded array Baker 12 The Folded Array Baker 13 Further Reduction in Cell Size Sharing the bitline contact Baker 14 Mbit Pair: Folded Array Baker 15 Folded Array Cell Size Baker 16 Open Array: 6F2 Baker 17 Array Block Baker 18 The 1T1C DRAM Cell ACT Row 1 1-transistor, 1-capacitor (1T1C) DRAM Cell Row 2 EQ VDD/2 NLAT Col 1 I/O I/O Baker 19 SEM Photo of a Modern DRAM Array Baker 20 How is DRAM used today? Workstations Personal Digital Assistants Units - 1.69M Units – 8.9M DRAM – 5,741MB/unit average DRAM - 65MB average DRAM Revenue - $1,164M DRAM Revenue - $698M Source: iSuppli Source: iSuppli PC Servers, Enterprise Units – 0.91M DRAM – 24,581MB Notebook DRAM Revenue - $2,684M Computers Source: iSuppli Units - 51M Desktop Computers DRAM – 510MB Units – 150M DRAM Revenue - $3,105M DRAM – 560MB Source: iSuppli DRAM Revenue - $10,048M Source: iSuppli Memory Upgrades Printers Units – 87M Units - 112M DRAM – 295MB DRAM – 35MB DRAM Revenue - $3,060M DRAM Revenue - $156M Source: iSuppli Source: iSuppli Baker 21 Communications and Networking Market Cellular Phones Set­Top Boxes Cable Modems Units - 740M Units – 62M Units – 15.7M DRAM – 5MB DRAM – 56MB DRAM – 8MB Flash – 87MB Flash – 2MB DSL Modems Cellular Base Stations Units – 55M Units - 0.35M DRAM – 8MB DRAM - 256MB Flash –2MB Flash – 5112MB LAN Switches Low­End to Mid­Range Routers Units – 113.5M Units – 1.5M DRAM – 15MB DRAM – 406MB Sources: iSuppli, Gartner, Portelligent, Instat Baker 22 DRAM Demand by End-Use Application 100% Industrial Automotive Consumer Mobile Communications PC Graphics 80% Wired Other Data Communications Processing* 60% Upgrade Modules Entry­ Level Servers (x86) Mobile/Notebooks 40% Percent of Total Megabits of Total Percent 20% Desktop PC 0% 2004 2005 2006 2007 2008 2009 *Other Data Processing includes mainframe servers, enterprise servers, workstations, handheld PCs, storage cards, printers, and internet appliances Baker 23 2Gb DDR3 1Gb Worldwide DRAM Shipments by TypeDDR2 1Gb DDR3 51 2 Mb D DR 512Mb DDR3 100% 512 Mb DDR2 90% 80% 128Mb 256Mb DDR 70% RDRAM 60% 256 Mb SD 50% 128 Mb DDR 40% 128 Mb SDR 64Mb DDR 64M b SDRAM 30% 64Mb EDO 006 2007 2008 2009 24 20% 16Mb SDRAM Percent of Total Megabytes Produced Megabytes Total of Percent 10% FP/EDO 0% 2002 2003 2004 2005 2 Baker DRAM Technology Trends 100% 90% 80% 70% 60% DDR3 DDR2 50% Units DDR 40% SDRAM 30% 20% 10% 0% 2002 2003 2004 2005 2006 2007 2008 2009 2010 Baker 25 DRAM Density Trends 100% 90% 80% 4 Gb 70% 2 Gb 60% 1 Gb 512 Mb 50% Units 256 Mb 40% 128 Mb 64 Mb 30% 16 Mb 20% 10% 0% 2002 2003 2004 2005 2006 2007 2008 2009 2010 Source: IDC, Isuppli, Gartner, IC Insights Q106 Baker 26 Baker Units in Millions 10,000,000 20,000,000 30,000,000 40,000,000 50,000,000 60,000,000 0 1Q95 3Q95 1Q96 Historical PCMarket Growth 3Q96 1Q97 Grand Total 3Q97 1Q98 3Q98 1Q99 3Q99 1Q00 3Q00 1Q01 Grand Total 3Q01 1Q02 3Q02 1Q03 3Q03 1Q04 3Q04 1Q05 3Q05E -15% -10% -5% 0% 5% 10% 15% 20% 25% 30% 35% Year over Year Growth 27 Price per Bit Cycles 100,000.00 1975 Historically Price per Bit has 1977 declined by an average of 9% 10,000.00 1974 every quarter 1979 1976 (1974-2005) 1981 1978 1983 1,000.00 1980 1985 1982 1987 1984 1989 100.00 1991 1993 1986 1988 1995 1990 1994 10.00 1992 1997 1996 1999 1.00 Price per Bit (Milicents) per Price 1998 2001 2000 2003 2005 0.10 2002 2004 0.01 1 100 10,000 12 Cumulative Bit Volume (10 ) 1,000,000 100,000,000 Source: Gartner, 05/05 Baker 28 Americas DRAM Unit Shipments by Density 2,000.0 1,800.0 1,600.0 1Gb 1,400.0 1,200.0 512Mb 1,000.0 64Mb Millions of Units 800.0 256Mb 600.0 128Mb 400.0 200.0 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 1Mbit 4Mbit 16Mbit 64Mbit 128Mbit 256Mbit 512Mbit 1Gbit 2Gbit 4Gbit 8Gbit Baker 29 Baker 100,000 200,000 300,000 400,000 500,000 600,000 700,000 0 Apr-98 Jul-98 256Mb EquivalentUnit DRAMShipments Oct-98 Jan-99 Apr-99 Jul-99 Oct-99 Jan-00 Apr-00 256Mb EquivalentUnitsShipped Jul-00 Oct-00 Jan-01 Apr-01 (K Units) Jul-01 Oct-01 Jan-02 Apr-02 12/12 Growth Total 256MbEU Jul-02 Oct-02 Jan-03 Apr-03 Jul-03 Oct-03 Jan-04 Apr-04 Jul-04 Oct-04 Jan-05 Apr-05 0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 30 DRAM Applications with the Highest Unit Growth Rates (CAGR 2004 – 2008) Entry-Level PC Servers Internet Appliances Mobile PCs Wireless LAN Client Access Wireless LAN Access Point/Bridge SAN Switches MP3 player Flash Storage Cards Digital TVs DVD Video Recorder 0% 10% 20% 30% 40% 50% 60% Baker 31 Fastest Growing DRAM Consumption (CAGR 2004 – 2009) Enterprise Servers Upgrade Module Handheld Computers Mobile PCs Deskbound PCs Entry-Level PC Servers Workstations Internet Appliances Remote Access RAC & RAS Mobile Handsets 0% 20% 40% 60% 80% 100% Baker 32 Summary Overview DRAM chips are found in virtually every computer in use today. Looking at the simplicity of the 1T1C cell one might wonder about the significance of this invention by modern day standards. However, if it is remembered that this idea was conceived back in the 1960s before MOS technology had matured enough for production or the idea that circuits could be “dynamic” (only operating correctly for a short period of time) the significance of the invention becomes clear.
Recommended publications
  • Run Capacitor Info-98582

    Run Capacitor Info-98582

    Run Cap Quiz-98582_Layout 1 4/16/15 10:26 AM Page 1 ® Run Capacitor Info WHAT IS A CAPACITOR? Very simply, a capacitor is a device that stores and discharges electrons. While you may hear capacitors referred to by a variety of names (condenser, run, start, oil, etc.) all capacitors are comprised of two or more metallic plates separated by an insulating material called a dielectric. PLATE 1 PLATE 2 A very simple capacitor can be made with two plates separated by a dielectric, in this PLATE 1 PLATE 2 case air, and connected to a source of DC current, a battery. Electrons will flow away from plate 1 and collect on plate 2, leaving it with an abundance of electrons, or a “charge”. Since current from a battery only flows one way, the capacitor plate will stay BATTERY + – charged this way unless something causes current flow. If we were to short across the plates with a screwdriver, the resulting spark would indicate the electrons “jumping” from plate 2 to plate 1 in an attempt to equalize. As soon as the screwdriver is removed, plate 2 will again collect a PLATE 1 PLATE 2 charge. + BATTERY – Now let’s connect our simple capacitor to a source of AC current and in series with the windings of an electric motor. Since AC current alternates, first one PLATE 1 PLATE 2 MOTOR plate, then the other would be charged and discharged in turn. First plate 1 is charged, then as the current reverses, a rush of electrons flow from plate 1 to plate 2 through the motor windings.
  • Chapter 7: AC Transistor Amplifiers

    Chapter 7: AC Transistor Amplifiers

    Chapter 7: Transistors, part 2 Chapter 7: AC Transistor Amplifiers The transistor amplifiers that we studied in the last chapter have some serious problems for use in AC signals. Their most serious shortcoming is that there is a “dead region” where small signals do not turn on the transistor. So, if your signal is smaller than 0.6 V, or if it is negative, the transistor does not conduct and the amplifier does not work. Design goals for an AC amplifier Before moving on to making a better AC amplifier, let’s define some useful terms. We define the output range to be the range of possible output voltages. We refer to the maximum and minimum output voltages as the rail voltages and the output swing is the difference between the rail voltages. The input range is the range of input voltages that produce outputs which are not at either rail voltage. Our goal in designing an AC amplifier is to get an input range and output range which is symmetric around zero and ensure that there is not a dead region. To do this we need make sure that the transistor is in conduction for all of our input range. How does this work? We do it by adding an offset voltage to the input to make sure the voltage presented to the transistor’s base with no input signal, the resting or quiescent voltage , is well above ground. In lab 6, the function generator provided the offset, in this chapter we will show how to design an amplifier which provides its own offset.
  • Switched-Capacitor Circuits

    Switched-Capacitor Circuits

    Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto ([email protected]) ([email protected]) University of Toronto 1 of 60 © D. Johns, K. Martin, 1997 Basic Building Blocks Opamps • Ideal opamps usually assumed. • Important non-idealities — dc gain: sets the accuracy of charge transfer, hence, transfer-function accuracy. — unity-gain freq, phase margin & slew-rate: sets the max clocking frequency. A general rule is that unity-gain freq should be 5 times (or more) higher than the clock-freq. — dc offset: Can create dc offset at output. Circuit techniques to combat this which also reduce 1/f noise. University of Toronto 2 of 60 © D. Johns, K. Martin, 1997 Basic Building Blocks Double-Poly Capacitors metal C1 metal poly1 Cp1 thin oxide bottom plate C1 poly2 Cp2 thick oxide C p1 Cp2 (substrate - ac ground) cross-section view equivalent circuit • Substantial parasitics with large bottom plate capacitance (20 percent of C1) • Also, metal-metal capacitors are used but have even larger parasitic capacitances. University of Toronto 3 of 60 © D. Johns, K. Martin, 1997 Basic Building Blocks Switches I I Symbol n-channel v1 v2 v1 v2 I transmission I I gate v1 v p-channel v 2 1 v2 I • Mosfet switches are good switches. — off-resistance near G: range — on-resistance in 100: to 5k: range (depends on transistor sizing) • However, have non-linear parasitic capacitances. University of Toronto 4 of 60 © D. Johns, K. Martin, 1997 Basic Building Blocks Non-Overlapping Clocks I1 T Von I I1 Voff n – 2 n – 1 n n + 1 tTe delay 1 I fs { --- delay V 2 T on I Voff 2 n – 32e n – 12e n + 12e tTe • Non-overlapping clocks — both clocks are never on at same time • Needed to ensure charge is not inadvertently lost.
  • Nanotechnology ? Nram (Nano Random Access

    Nanotechnology ? Nram (Nano Random Access

    International Journal Of Engineering Research and Technology (IJERT) IFET-2014 Conference Proceedings INTERFACE ECE T14 INTRACT – INNOVATE - INSPIRE NANOTECHNOLOGY – NRAM (NANO RANDOM ACCESS MEMORY) RANJITHA. T, SANDHYA. R GOVERNMENT COLLEGE OF TECHNOLOGY, COIMBATORE 13. containing elements, nanotubes, are so small, NRAM technology will Abstract— NRAM (Nano Random Access Memory), is one of achieve very high memory densities: at least 10-100 times our current the important applications of nanotechnology. This paper has best. NRAM will operate electromechanically rather than just been prepared to cull out answers for the following crucial electrically, setting it apart from other memory technologies as a questions: nonvolatile form of memory, meaning data will be retained even What is NRAM? when the power is turned off. The creators of the technology claim it What is the need of it? has the advantages of all the best memory technologies with none of How can it be made possible? the disadvantages, setting it up to be the universal medium for What is the principle and technology involved in NRAM? memory in the future. What are the advantages and features of NRAM? The world is longing for all the things it can use within its TECHNOLOGY palm. As a result nanotechnology is taking its head in the world. Nantero's technology is based on a well-known effect in carbon Much of the electronic gadgets are reduced in size and increased nanotubes where crossed nanotubes on a flat surface can either be in efficiency by the nanotechnology. The memory storage devices touching or slightly separated in the vertical direction (normal to the are somewhat large in size due to the materials used for their substrate) due to Van der Waal's interactions.
  • Kirchhoff's Laws in Dynamic Circuits

    Kirchhoff's Laws in Dynamic Circuits

    Kirchhoff’s Laws in Dynamic Circuits Dynamic circuits are circuits that contain capacitors and inductors. Later we will learn to analyze some dynamic circuits by writing and solving differential equations. In these notes, we consider some simpler examples that can be solved using only Kirchhoff’s laws and the element equations of the capacitor and the inductor. Example 1: Consider this circuit Additionally, we are given the following representations of the voltage source voltage and one of the resistor voltages: ⎧⎧10 V fortt<< 0 2 V for 0 vvs ==⎨⎨and 1 −5t ⎩⎩20 V forte>+ 0 8 4 V fort> 0 We wish to express the capacitor current, i 2 , as a function of time, t. Plan: First, apply Kirchhoff’s voltage law (KVL) to the loop consisting of the source, resistor R1 and the capacitor to determine the capacitor voltage, v 2 , as a function of time, t. Next, use the element equation of the capacitor to determine the capacitor current as a function of time, t. Solution: Apply Kirchhoff’s voltage law (KVL) to the loop consisting of the source, resistor R1 and the capacitor to write ⎧ 8 V fort < 0 vvv12+−=ss0 ⇒ v2 =−= vv 1⎨ −5t ⎩16− 8et V for> 0 Use the element equation of the capacitor to write ⎧ 0 A fort < 0 dv22 dv ⎪ ⎧ 0 A fort < 0 iC2 ==0.025 =⎨⎨d −5t =−5t dt dt ⎪0.025() 16−> 8et for 0 ⎩1et A for> 0 ⎩ dt 1 Example 2: Consider this circuit where the resistor currents are given by ⎧⎧0.8 A fortt<< 0 0 A for 0 ii13==⎨⎨−−22ttand ⎩⎩0.8et−> 0.8 A for 0 −0.8 e A fort> 0 Express the inductor voltage, v 2 , as a function of time, t.
  • Capacitive Voltage Transformers: Transient Overreach Concerns and Solutions for Distance Relaying

    Capacitive Voltage Transformers: Transient Overreach Concerns and Solutions for Distance Relaying

    Capacitive Voltage Transformers: Transient Overreach Concerns and Solutions for Distance Relaying Daqing Hou and Jeff Roberts Schweitzer Engineering Laboratories, Inc. Revised edition released October 2010 Previously presented at the 1996 Canadian Conference on Electrical and Computer Engineering, May 1996, 50th Annual Georgia Tech Protective Relaying Conference, May 1996, and 49th Annual Conference for Protective Relay Engineers, April 1996 Previous revised edition released July 2000 Originally presented at the 22nd Annual Western Protective Relay Conference, October 1995 CAPACITIVE VOLTAGE TRANSFORMERS: TRANSIENT OVERREACH CONCERNS AND SOLUTIONS FOR DISTANCE RELAYING Daqing Hou and Jeff Roberts Schweitzer Engineering Laboratories, Inc. Pullman, W A USA ABSTRACT Capacitive Voltage Transformers (CVTs) are common in high-voltage transmission line applications. These same applications require fast, yet secure protection. However, as the requirement for faster protective relays grows, so does the concern over the poor transient response of some CVTs for certain system conditions. Solid-state and microprocessor relays can respond to a CVT transient due to their high operating speed and iflCreased sensitivity .This paper discusses CVT models whose purpose is to identify which major CVT components contribute to the CVT transient. Some surprises include a recom- mendation for CVT burden and the type offerroresonant-suppression circuit that gives the least CVT transient. This paper also reviews how the System Impedance Ratio (SIR) affects the CVT transient response. The higher the SIR, the worse the CVT transient for a given CVT . Finally, this paper discusses improvements in relaying logic. The new method of detecting CVT transients is more precise than past detection methods and does not penalize distance protection speed for close-in faults.
  • Solid State Drives Data Reliability and Lifetime

    Solid State Drives Data Reliability and Lifetime

    Solid State Drives Data Reliability and Lifetime White Paper Alan R. Olson & Denis J. Langlois April 7, 2008 Abstract The explosion of flash memory technology has dramatically increased storage capacity and decreased the cost of non-volatile semiconductor memory. The technology has fueled the proliferation of USB flash drives and is now poised to replace magnetic hard disks in some applications. A solid state drive (SSD) is a non-volatile memory system that emulates a magnetic hard disk drive (HDD). SSDs do not contain any moving parts, however, and depend on flash memory chips to store data. With proper design, an SSD is able to provide high data transfer rates, low access time, improved tolerance to shock and vibration, and reduced power consumption. For some applications, the improved performance and durability outweigh the higher cost of an SSD relative to an HDD. Using flash memory as a hard disk replacement is not without challenges. The nano-scale of the memory cell is pushing the limits of semiconductor physics. Extremely thin insulating glass layers are necessary for proper operation of the memory cells. These layers are subjected to stressful temperatures and voltages, and their insulating properties deteriorate over time. Quite simply, flash memory can wear out. Fortunately, the wear-out physics are well understood and data management strategies are used to compensate for the limited lifetime of flash memory. Floating Gate Flash Memory Cells Flash memory was invented by Dr. Fujio Masuoka while working for Toshiba in 1984. The name "flash" was suggested because the process of erasing the memory contents reminded him of the flash of a camera.
  • Embedded DRAM

    Embedded DRAM

    Embedded DRAM Raviprasad Kuloor Semiconductor Research and Development Centre, Bangalore IBM Systems and Technology Group DRAM Topics Introduction to memory DRAM basics and bitcell array eDRAM operational details (case study) Noise concerns Wordline driver (WLDRV) and level translators (LT) Challenges in eDRAM Understanding Timing diagram – An example References Slide 1 Acknowledgement • John Barth, IBM SRDC for most of the slides content • Madabusi Govindarajan • Subramanian S. Iyer • Many Others Slide 2 Topics Introduction to memory DRAM basics and bitcell array eDRAM operational details (case study) Noise concerns Wordline driver (WLDRV) and level translators (LT) Challenges in eDRAM Understanding Timing diagram – An example Slide 3 Memory Classification revisited Slide 4 Motivation for a memory hierarchy – infinite memory Memory store Processor Infinitely fast Infinitely large Cycles per Instruction Number of processor clock cycles (CPI) = required per instruction CPI[ ∞ cache] Finite memory speed Memory store Processor Finite speed Infinite size CPI = CPI[∞ cache] + FCP Finite cache penalty Locality of reference – spatial and temporal Temporal If you access something now you’ll need it again soon e.g: Loops Spatial If you accessed something you’ll also need its neighbor e.g: Arrays Exploit this to divide memory into hierarchy Hit L2 L1 (Slow) Processor Miss (Fast) Hit Register Cache size impacts cycles-per-instruction Access rate reduces Slower memory is sufficient Cache size impacts cycles-per-instruction For a 5GHz
  • Aluminum Electrolytic Vs. Polymer – Two Technologies – Various Opportunities

    Aluminum Electrolytic Vs. Polymer – Two Technologies – Various Opportunities

    Aluminum Electrolytic vs. Polymer – Two Technologies – Various Opportunities By Pierre Lohrber BU Manager Capacitors Wurth Electronics @APEC 2017 2017 WE eiCap @ APEC PSMA 1 Agenda Electrical Parameter Technology Comparison Application 2017 WE eiCap @ APEC PSMA 2 ESR – How to Calculate? ESR – Equivalent Series Resistance ESR causes heat generation within the capacitor when AC ripple is applied to the capacitor Maximum ESR is normally specified @ 120Hz or 100kHz, @20°C ESR can be calculated like below: ͕ͨ͢ 1 1 ͍̿͌ Ɣ Ɣ ͕ͨ͢ ∗ ͒ ͒ Ɣ Ɣ 2 ∗ ∗ ͚ ∗ ̽ 2 ∗ ∗ ͚ ∗ ̽ ! ∗ ̽ 2017 WE eiCap @ APEC PSMA 3 ESR – Temperature Characteristics Electrolytic Polymer Ta Polymer Al Ceramics 2017 WE eiCap @ APEC PSMA 4 Electrolytic Conductivity Aluminum Electrolytic – Caused by the liquid electrolyte the conductance response is deeply affected – Rated up to 0.04 S/cm Aluminum Polymer – Solid Polymer pushes the conductance response to much higher limits – Rated up to 4 S/cm 2017 WE eiCap @ APEC PSMA 5 Electrical Values – Who’s Best in Class? Aluminum Electrolytic ESR approx. 85m Ω Tantalum Polymer Ripple Current rating approx. ESR approx. 200m Ω 630mA Ripple Current rating approx. 1,900mA Aluminum Polymer ESR approx. 11m Ω Ripple Current rating approx. 5,500mA 2017 WE eiCap @ APEC PSMA 6 Ripple Current >> Temperature Rise Ripple current is the AC component of an applied source (SMPS) Ripple current causes heat inside the capacitor due to the dielectric losses Caused by the changing field strength and the current flow through the capacitor 2017 WE eiCap @ APEC PSMA 7 Impedance Z ͦ 1 ͔ Ɣ ͍̿͌ ͦ + (͒ −͒ )ͦ Ɣ ͍̿͌ ͦ + 2 ∗ ∗ ͚ ∗ ͍̿͆ − 2 ∗ ∗ ͚ ∗ ̽ 2017 WE eiCap @ APEC PSMA 8 Impedance Z Impedance over frequency added with ESR ratio 2017 WE eiCap @ APEC PSMA 9 Impedance @ High Frequencies Aluminum Polymer Capacitors have excellent high frequency characteristics ESR value is ultra low compared to Electrolytic’s and Tantalum’s within 100KHz~1MHz E.g.
  • Basic DC Motor Circuits

    Basic DC Motor Circuits

    Basic DC Motor Circuits Living with the Lab Gerald Recktenwald Portland State University [email protected] DC Motor Learning Objectives • Explain the role of a snubber diode • Describe how PWM controls DC motor speed • Implement a transistor circuit and Arduino program for PWM control of the DC motor • Use a potentiometer as input to a program that controls fan speed LWTL: DC Motor 2 What is a snubber diode and why should I care? Simplest DC Motor Circuit Connect the motor to a DC power supply Switch open Switch closed +5V +5V I LWTL: DC Motor 4 Current continues after switch is opened Opening the switch does not immediately stop current in the motor windings. +5V – Inductive behavior of the I motor causes current to + continue to flow when the switch is opened suddenly. Charge builds up on what was the negative terminal of the motor. LWTL: DC Motor 5 Reverse current Charge build-up can cause damage +5V Reverse current surge – through the voltage supply I + Arc across the switch and discharge to ground LWTL: DC Motor 6 Motor Model Simple model of a DC motor: ❖ Windings have inductance and resistance ❖ Inductor stores electrical energy in the windings ❖ We need to provide a way to safely dissipate electrical energy when the switch is opened +5V +5V I LWTL: DC Motor 7 Flyback diode or snubber diode Adding a diode in parallel with the motor provides a path for dissipation of stored energy when the switch is opened +5V – The flyback diode allows charge to dissipate + without arcing across the switch, or without flowing back to ground through the +5V voltage supply.
  • Measurement Error Estimation for Capacitive Voltage Transformer by Insulation Parameters

    Measurement Error Estimation for Capacitive Voltage Transformer by Insulation Parameters

    Article Measurement Error Estimation for Capacitive Voltage Transformer by Insulation Parameters Bin Chen 1, Lin Du 1,*, Kun Liu 2, Xianshun Chen 2, Fuzhou Zhang 2 and Feng Yang 1 1 State Key Laboratory of Power Transmission Equipment & System Security and New Technology, Chongqing University, Chongqing 400044, China; [email protected] (B.C.); [email protected] (F.Y.) 2 Sichuan Electric Power Corporation Metering Center of State Grid, Chengdu 610045, China; [email protected] (K.L.); [email protected] (X.C.); [email protected] (F.Z.) * Correspondence: [email protected]; Tel.: +86-138-9606-1868 Academic Editor: K.T. Chau Received: 01 February 2017; Accepted: 08 March 2017; Published: 13 March 2017 Abstract: Measurement errors of a capacitive voltage transformer (CVT) are relevant to its equivalent parameters for which its capacitive divider contributes the most. In daily operation, dielectric aging, moisture, dielectric breakdown, etc., it will exert mixing effects on a capacitive divider’s insulation characteristics, leading to fluctuation in equivalent parameters which result in the measurement error. This paper proposes an equivalent circuit model to represent a CVT which incorporates insulation characteristics of a capacitive divider. After software simulation and laboratory experiments, the relationship between measurement errors and insulation parameters is obtained. It indicates that variation of insulation parameters in a CVT will cause a reasonable measurement error. From field tests and calculation, equivalent capacitance mainly affects magnitude error, while dielectric loss mainly affects phase error. As capacitance changes 0.2%, magnitude error can reach −0.2%. As dielectric loss factor changes 0.2%, phase error can reach 5′.
  • A 3T Gain Cell Embedded DRAM Utilizing Preferential Boosting for High Density and Low Power On-Die Caches Ki Chul Chun, Pulkit Jain, Jung Hwa Lee, and Chris H

    A 3T Gain Cell Embedded DRAM Utilizing Preferential Boosting for High Density and Low Power On-Die Caches Ki Chul Chun, Pulkit Jain, Jung Hwa Lee, and Chris H

    IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 46, NO. 6, JUNE 2011 1495 A 3T Gain Cell Embedded DRAM Utilizing Preferential Boosting for High Density and Low Power On-Die Caches Ki Chul Chun, Pulkit Jain, Jung Hwa Lee, and Chris H. Kim, Senior Member, IEEE Abstract—Circuit techniques for enabling a sub-0.9 V logic-com- for achieving low static power and high operating speed. patible embedded DRAM (eDRAM) are presented. A boosted 3T SRAMs have been the embedded memory of choice due to gain cell utilizes Read Word-line (RWL) preferential boosting to their logic compatibility and fast access time. Recently, em- increase read margin and improve data retention time. Read speed is enhanced with a hybrid current/voltage sense amplifier that al- bedded DRAMs (eDRAMs) have been gaining popularity in lows the Read Bit-line (RBL) to remain close to VDD. A regu- the research community due to features such as small cell size, lated bit-line write scheme for driving the Write Bit-line (WBL) is low cell leakage, and non-ratioed circuit operation. There have equipped with a steady-state storage node voltage monitor to over- been a number of successful eDRAM designs based on tradi- come the data ‘1’ write disturbance problem of the PMOS gain cell without introducing another boosted supply for the Write Word- tional 1T1C DRAM cells as well as logic-compatible gain cells line (WWL) over-drive. An adaptive and die-to-die adjustable read [2]–[9]. 1T1C cells are denser than gain cells, but at the cost of a reference bias generator is proposed to cope with PVT variations.