DOCSLIB.ORG

Implementation of Space Vector Pulse Width Modulation on System On

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Implementation of Space Vector Pulse Width Modulation on System On Implementation of Space Vector Pulse Width Modulation on System on Programmable Chip by Vincent Luong A project presented to Ryerson University in a requirement for the degree of Master of Engineering in the Electrical and Computer Engineering program Toronto, Ontario, Canada, 2010 I PROPfiflr.Y Of RYER~O;~ UNWil1SlTY LfBRAlrl Declaration I hereby declare that I am the sole author ofthis thesis report. I authorize Ryerson University to make copies ofthis thesis by any means, in whole or in part, for the purpose of scholarly research. Signature: II Acknowledgements I would like to express my sincere gratitude to my supervisor Professor Richard Cheung for his guidance. His tremendous patient and constant encouragement has helped me accomplishing what I thought to be beyond my ability. I am grateful to my wife and sons for their love and support. Because of my study, many weekend activities were cancelled. I give thanks to my Lord Jesus for everything I have. To Him all glory belongs! III Abstract For years, DSP has been the dominant tool in implementing gate switching for power inverter. It is a powerful and reliable technology in carrying out complex switching schemes. DSP is still expensive due to its intensive use of resource in chip fabrication. There is no flexibility in making change on hardware once a DSP chip is selected. It is also time consuming in a design development because the learning curve of the DSP is stiff. Recently, a new approach to the problem has emerged. It is called embedded system design. Basically, it is a FPGA system combined with a RISC type microprocessor. This is a robust combination that allows users to pick and choose any functional peripheral devices only as needed. Once the complete hardware platform is decided upon, the circuit is configured and down loaded to a chip. Software codes are then written to run the application. The hardware system is reconfigurable. Designers can always go back to change the hardware with ease in order to improve the performance and to meet the target cost. This is an attempt to utilize the embedded system design also called System on Programmable Chip (SOPC) to perform Space Vector Modulation (SVM) gate switching strategy. The Altera Nios II IDE tool is selected for this task. IV Table of Content Chapter I Introduction .......................................................................... 1 1.1 Objective .............................................................................. .1 1.2 Background ............................................................................. 1 1.3 Methodologies .........................................................................4 1.4 ProposaL ................................................................................ 6 Chapter II Principal of Space Vector Modulation ........................................8 2.1 Switching State ........................................................................ 9 2.2 Space Vector ........................................................................... 10 2.3 Dwell Time Calculation ............................................................. 13 2.4 Modulation Index ..................................................................... 15 2.5 Switching Sequence .................................................................. .16 Chapter III SVP~ Matlab Simulation ................................................... 20 3.1 Specification .......................................................................... 20 3.2 Simulating Scheme .................................................................. 21 3.3 Result ................................................................................... 21 3.4 Observation ........................................................................... 27 Chapter IV SVPWM Realization by SOPC •••••.••••••••••.••••••••••••••••••••••••••••.•• 28 4.1 Target Board .......................................................................... 28 4.2 Embedded Processor ..................................................................29 4.3 System Development Flow .......................................................... 30 4}.1 Hardware Development Tasks ..........................................32 4.3.2 Software Development Tasks ...........................................34 4.3.3 Refining Hardware and Software ..................................... 35 4.4 Creating The Design ................................................................. 35 4.5 Design Result ......................................................................... 52 4.6 Future Work: Multiple Processors System ............................................. 54 Chapter V Conclusion ...........................................................................57 Appendix A Matlab Simulink Block Diagram ............................................59 Appendix B Software Codes in C Programming Language............................. 62 References ..........................................................................................71 V Lists of Figures Figure 2-1 Simplified Schematic of an Inverter .......................................... 8 Figure 2.1-1 Switching State Definition ................................................... 9 Figure 2.1-2 All Switching State Combination ............................................ 10 Figure 2.2-1 Space Vector Diagram ........................................................ 11 Figure 2.3-1 Dwell Time and Voltage Vectors ........................................... 14 Figure 2.5-1 Switching Sequence in Sector I ............................................. 17 Figure 2.5-2 Switching Sequence in All Six Sectors .................................... 18 Figure 3.2-1 Simulation Logic Flow .......................................................20 Figure 3.3-1 Simulation output at f=60Hz, fsw=900Hz, tIla=0.7 ....................... 21 Figure 3.3-2 Simulation output at f=60Hz, fsw=900Hz, tIla=O.5 ....................... 22 Figure 3.3-3 Simulation output at f=60Hz, fsw=900Hz, tIla=O.2 ....................... 23 Figure 3.3-4 Simulation output at f=30Hz, fsw=900Hz, tIla=0.9 ....................... 24 Figure 3.3-5 Simulation output at f=10Hz, fsw=900Hz, tIla=0.9 ....................... 25 Figure 3.3-1 Table of Simulation output and Its Load Current THD ..................26 Figure 4.1-1 Target Board ...................................................................28 Figure 4.3-1 Embedded System Design Flow ........................................... .30 Figure 4.3.1-1 Preliminary Design Block .................................................32 Figure 4.3.2-1 Software Algorithm ....................................................... .33 Figure 4.4-1 SOPC Builder GUI ........................................................... 35 Figure 4.4-2 On-chip Memory MegaWizard ............................................ .36 Figure 4.4-3 NIOS II Processor Core GUI ............................................... 37 Figure 4.4-4 Floating Point GUI .............................................. ;............. .38 Figure 4.4-5 Serial Communication GUI ................................................ 38 Figure 4.4-7 Interval Timer MegaWizard ...............................................39 Figure 4.4-8 PIO MegaWizard ............................................................40 Figure 4.4-9 System ID Peripheral Interface Box ..................................... .41 Figure 4.4-10 Content of Complete System ............................................ .42 Figure 4.4.5-1 System Module .............................................................43 Figure 4.4.5-2 FPGA Pin Assignment MegaWizard .................................. .43 Figure 4.4.7-1 Software Main Flow Chart .............................................. .44 Figure 4.4.7-2 Flow Chart of Some Subroutines ....................................... .45 Figure 4.4.7-3 Overview of Switching Pattern, Timing Sequence and Interrupt Timers ...................................................................................................................... 48 Figure 4.5-1 Waveforms of Software Simulation and Hardware Output ............ 52 Figure 4.5-2 Matlab Simulation Waveforms ............................................ 53 Figure 4.6-1 Multiple Processors in Open Loop Control System .................... 55 VI VII VIII Chapter I Introduction 1.1 Objective The focus ofthis report is on the implementation of space vector modulation for induction load or motor using System on Programmable Chip (SOPC) method. The advantages of the induction motor over the DC motor will mentioned, two main pulse width modulation schemes will be discussed, different ways to apply the scheme will be examined before heading to the proposal. 1.2 Back Ground The fIrst induction motor was invented by Nicola Tesla in 1888. To this day, it still remains the most rugged, reliable, less expensive to build and the least maintenance required machine. In comparison with a DC motor, the DC one relies on built in permanent magnets for flux generation in order for the machine to run. The induction motor produces its flux through the supply voltages. Hence, the induction machine is lighter in term ofweigh and output power ratio. In addition, the rotor ofthe DC machine brings about a turning force as the current carrying conductor is placed inside the magnetic fIeld. This conductor is connected to the power source through some kind brushing mechanism. Over times, this connector gets corroded due to wear and tear that affects the performance of the motor.
Load more

Recommended publications
  • Multi-Frequency Modulation and Control for DC/AC and AC/DC Resonant Converters
    University of Tennessee, Knoxville TRACE: Tennessee Research and Creative Exchange Doctoral Dissertations Graduate School 12-2018 Multi-Frequency Modulation and Control for DC/AC and AC/DC Resonant Converters Chongwen Zhao University of Tennessee, [email protected] Follow this and additional works at: https://trace.tennessee.edu/utk_graddiss Recommended Citation Zhao, Chongwen, "Multi-Frequency Modulation and Control for DC/AC and AC/DC Resonant Converters. " PhD diss., University of Tennessee, 2018. https://trace.tennessee.edu/utk_graddiss/5269 This Dissertation is brought to you for free and open access by the Graduate School at TRACE: Tennessee Research and Creative Exchange. It has been accepted for inclusion in Doctoral Dissertations by an authorized administrator of TRACE: Tennessee Research and Creative Exchange. For more information, please contact [email protected]. To the Graduate Council: I am submitting herewith a dissertation written by Chongwen Zhao entitled "Multi-Frequency Modulation and Control for DC/AC and AC/DC Resonant Converters." I have examined the final electronic copy of this dissertation for form and content and recommend that it be accepted in partial fulfillment of the equirr ements for the degree of Doctor of Philosophy, with a major in Electrical Engineering. Daniel Costinett, Major Professor We have read this dissertation and recommend its acceptance: Fred Wang, Leon M. Tolbert, D. Caleb Rucker Accepted for the Council: Dixie L. Thompson Vice Provost and Dean of the Graduate School (Original signatures are on file with official studentecor r ds.) Multi-Frequency Modulation and Control for DC/AC and AC/DC Resonant Converters A Dissertation Presented for the Doctor of Philosophy Degree University of Tennessee, Knoxville Chongwen Zhao December 2018 To my parents To Junting Guo ii Acknowledgement I would like to acknowledge the support and guidance from faculty members and staff at the University of Tennessee.
    [Show full text]
  • Chapter 1: Modulation Systems
    SYLLABUS: 141304 – ANALOG AND DIGITAL COMMUNICATION L T P C 3 1 0 4 UNIT I FUNDAMENTALS OF ANALOG COMMUNICATION 9 Principles of Amplitude Modulation – AM Envelope – Frequency Spectrum and Bandwidth – Modulation Index and Percent Modulation – AM Voltage Distribution – AM Power Distribution – Angle Modulation – FM and PM Waveforms – Phase Deviation and Modulation Index – Frequency Deviation and Percent Modulation – Frequency Analysis of Angle Modulated Waves – Bandwidth Requirements for Angle Modulated Waves. UNIT II DIGITAL COMMUNICATION 9 Basics – Shannon Limit for Information Capacity – Digital Amplitude Modulation – Frequency Shift Keying – FSK Bit Rate and Baud – FSK Transmitter – BW Consideration of FSK – FSK Receiver – Phase Shift Keying – Binary Phase Shift Keying – QPSK – Quadrature Amplitude Modulation – Bandwidth Efficiency – Carrier Recovery – Squaring Loop – Costas Loop – DPSK. UNIT III DIGITAL TRANSMISSION 9 Basics – Pulse Modulation – PCM – PCM Sampling – Sampling Rate – Signal to Quantization Noise Rate – Companding – Analog and Digital – Percentage Error – Delta Modulation – Adaptive Delta Modulation – Differential Pulse Code Modulation – Pulse Transmission – Intersymbol Interference – Eye Patterns. UNIT IV DATA COMMUNICATIONS 9 Basics – History of Data Communications – Standards Organizations for Data Communication – Data Communication Circuits – Data Communication Codes – Error Control – Error Detection – Error Correction – Data Communication Hardware – Serial and Parallel Interfaces – Data Modems – Asynchronous Modem – Synchronous Modem – Low-Speed Modem – Medium and High Speed Modem – Modem Control. UNIT V SPREAD SPECTRUM AND MULTIPLE ACCESS TECHNIQUES 9 Basics – Pseudo-Noise Sequence – DS Spread Spectrum with Coherent Binary PSK – Processing Gain – FH Spread Spectrum – Multiple Access Techniques – Wireless Communication – TDMA and CDMA in Wireless Communication Systems – Source Coding of Speech for Wireless Communications. L: 45 T: 15 Total: 60 TEXT BOOKS 1.
    [Show full text]
  • Section 9: DSP Applications
    DSP APPLICATIONS SECTION 9 DSP APPLICATIONS I High Performance Modems for Plain Old Telephone Service (POTS) I Remote Access Server (RAS) Modems I ADSL (Assymetric Digital Subscriber Line) I Digital Cellular Telephones I GSM Handset Using SoftFone™ Baseband Processor and Othello™ Radio I Analog Cellular Basestations I Digital Cellular Basestations I Motor Control I Codecs and DSPs in Voiceband and Audio Applications I A Sigma-Delta ADC with Programmable Digital Filter 9.a DSP APPLICATIONS 9.b DSP APPLICATIONS SECTION 9 DSP APPLICATIONS Walt Kester HIGH PERFORMANCE MODEMS FOR PLAIN OLD TELEPHONE SERVICE (POTS) Modems (Modulator/Demodulator) are widely used to transmit and receive digital data using analog modulation over the Plain Old Telephone Service (POTS) network as well as private lines. Although the data to be transmitted is digital, the telephone channel is designed to carry voice signals having a bandwidth of approximately 300 to 3300Hz. The telephone transmission channel suffers from delay distortion, noise, crosstalk, impedance mismatches, near-end and far-end echoes, and other imperfections. While certain levels of these signal degradations are perfectly acceptable for voice communication, they can cause high error rates in digital data transmission. The fundamental purpose of the transmitter portion of the modem is to prepare the digital data for transmission over the analog voice line. The purpose of the receiver portion of the modem is to receive the signal which contains the analog representation of the data , and reconstruct the original digital data at an acceptable error rate. High performance modems make use of digital techniques to perform such functions as modulation, demodulation, error detection and correction, equalization, and echo cancellation.
    [Show full text]
  • Visvesvarayatechnologic
    P a g e | 1 VISVESVARAYA TECHNOLOGICAL UNIVERSITY Belgaum, Karnataka-590014 A Project Report On “IMPLEMENTATION OF SPACE VECTOR PULSE WIDTH MODULATION FOR INVERTERS USING MATLAB AND SIMULINK” Submitted in partial fulfilment for the award of degree of Bachelor of Engineering In Electronics and Communication Engineering 2018-2019 Submitted by AKHIL CHOWDARY M 1NH15EC005 BUJJA AJAY 1NH15EC012 T S HIMAKEERTHI 1NH15EC121 Under the Guidance of Dr. K C R NISHA Professor Department of Electronics and Communication Engineering, NHCE P a g e | 2 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING CERTIFICATE Certified that the project work “IMPLEMENTATION OF SPACE VECTOR PULSE WIDTH MODULATION FOR INVERTERS USING MATLAB AND SIMULINK” carried out by the following Bonafide students of New Horizon College of Engineering in partial fulfilment for the award of Bachelor of Engineering In Electronics and Communication branch , of Visvesvaraya TechnologicalUniversity , Belgaum during the academic year 2018-2019. It is certified that all corrections /suggestions indicated for internal assessment have been approved as it satisfies the academic requirements with respect of project work prescribed for said degree. 1. AKHIL CHOWDARY M 1NH15EC005 2. BUJJA AJAY 1NH15EC012 3. T.S. HIMAKEERTHI 1NH15EC121 Internal Guide HOD Principal Dr. K C R NISHA Dr. SANJEEV SHARMA Dr. MANJUNATHA External Viva Name of the Examiners: Signature with date: 1. 2. P a g e | 3 ACKNOWLEDGEMENT The satisfaction that accompanies the successful completion of task would be incomplete without mention of the people who made it possible, whose constant guidance and encouragement crown all efforts with success. We express my sincere gratitude to Dr. Sanjeev Sharma, Head of Department of Electronics and Communication Engineering, New Horizon College of Engineering, for providing guidance and encouragement.
    [Show full text]
  • MATLAB/Simulink Implementation and Analysis of Three Pulse-Width
    MATLAB/SIMULINK IMPLEMENTATION AND ANALYSIS OF THREE PULSE-WIDTH-MODULATION (PWM) TECHNIQUES by Phuong Hue Tran A thesis submitted in partial fulfillment of the requirements for the degree of Master of Science in Electrical Engineering Boise State University May 2012 c 2012 Phuong Hue Tran ALL RIGHTS RESERVED BOISE STATE UNIVERSITY GRADUATE COLLEGE DEFENSE COMMITTEE AND FINAL READING APPROVALS of the thesis submitted by Phuong Hue Tran Thesis Title: MATLAB/Simulink Implementation and Analysis of Three Pulse- Width-Modulation (PWM) Techniques Date of Final Oral Examination: 11 May 2012 The following individuals read and discussed the thesis submitted by student Phuong Hue Tran, and they evaluated her presentation and response to questions during the final oral examination. They found that the student passed the final oral examination. Said Ahmed-Zaid, Ph.D. Chair, Supervisory Committee Elisa Barney Smith, Ph.D. Member, Supervisory Committee John Chiasson, Ph.D. Member, Supervisory Committee The final reading approval of the thesis was granted by Said Ahmed-Zaid, Ph.D., Chair of the Supervisory Committee. The thesis was approved for the Graduate College by John R. Pelton, Ph.D., Dean of the Graduate College. ACKNOWLEDGMENTS I would like to take this opportunity to express my sincere appreciation to all the people who were helpful in making this thesis successful. First of all, I would like to express my gratitude to my advisor, Dr. Said Ahmed-Zaid for his valuable comments, guidance, and discussions that guided me well in the process of my thesis. I am thankful to my committee members ( Dr. John Chiasson and Dr.
    [Show full text]
  • Asymmetric Space Vector Modulation for PMSM Sensorless Drives
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, VOL. 54, NO. 2, MARCH/APRIL 2018 1425 Asymmetric Space Vector Modulation for PMSM Sensorless Drives Based on Square-Wave Voltage-Injection Method Hang Zhang , Student Member, IEEE, Weiguo Liu, Senior Member, IEEE,ZheChen , Guangzhao Luo , Jianxing Liu , and Dongdong Zhao, Member, IEEE Abstract—Square-wave voltage injection is an effective sensor- and wide speed range. Technical troubles of a position sensor less control method for permanent magnet synchronous motor attached to the traction machine often become significant is- drives to achieve zero- or low-speed operation. However, it faces sues in harsh conditions. To avoid those sensor troubles and great challenge in the case of rail transit application where the switching frequency is less than or equal to 500 Hz, which results improve durability and reliability of the traction system, a po- in rich low-order harmonics. In order to improve the performance sition sensorless technique has been attracting attentions from of high-frequency square-wave voltage-injection method over low both industry and academia [1]–[3]. switching frequency application, an asymmetric space vector mod- High-frequency (HF) signal-injection-based sensorless con- ulation (ASVM) method is proposed, and it makes comparisons trol schemes present good performance in low- and zero-speed between carrier and modulation wave in the 1/4 and 3/4 point of each switching cycle. Compared with space vector modulation, operation. According to the pattern of the injected signal, HF ASVM can significantly reduce the low-order sideband and base- voltage can be divided into two kinds: sinusoidal-wave volt- band harmonics in the bandpass filter bandwidth.
    [Show full text]
  • Hybrid 2D-3D Space Vector Modulation for Three-Phase Voltage Source Inverter
    Mississippi State University Scholars Junction Theses and Dissertations Theses and Dissertations 1-1-2013 Hybrid 2D-3D Space Vector Modulation For Three-Phase Voltage Source Inverter Saher Albatran Follow this and additional works at: https://scholarsjunction.msstate.edu/td Recommended Citation Albatran, Saher, "Hybrid 2D-3D Space Vector Modulation For Three-Phase Voltage Source Inverter" (2013). Theses and Dissertations. 2519. https://scholarsjunction.msstate.edu/td/2519 This Dissertation is brought to you for free and open access by the Theses and Dissertations at Scholars Junction. It has been accepted for inclusion in Theses and Dissertations by an authorized administrator of Scholars Junction. For more information, please contact [email protected]. Automated Template C: Created by James Nail 2011V2.01 Hybrid 2D-3D space vector modulation for three-phase voltage source inverter By Saher Albatran A Dissertation Proposal Submitted to the Faculty of Mississippi State University in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy in Electrical Engineering in the Department of Electrical and Computer Engineering Mississippi State, Mississippi August 2013 Copyright by Saher Albatran 2013 Hybrid 2D-3D space vector modulation for three-phase voltage source inverter By Saher Albatran Approved: _________________________________ _________________________________ Yong Fu Stanislaw Grzybowski Assistant Professor Endowed Professor Electrical and Computer Engineering Electrical and Computer Engineering
    [Show full text]
  • Indian Institute of Technology Jodhpur
    Indian Institute of Technology Jodhpur 2nd year B.Tech. Electrical Engineering Curriculum Structure AY 2020-21 2nd year B.Tech. Electrical Engineering Curriculum Structure AY 2020-21 1. Introduction The vision of the Department is to develop a world class teaching and research atmosphere by excelling in fundamental knowledge and applications of Electrical Engineering through curricular and co-curricular activities. In line with this vision, the department offers an undergraduate program to attract highly motivated students who are interested in cutting-edge technologies in the broad discipline of electrical engineering, and wish for a flexible program to consider a variety of career paths through capability-linked specializations of their choice. The program provides strong fundamentals in mathematics and science which develop analytical thinking and form the basis of the diverse tool set used by electrical engineers to innovate, design and develop the technology of the future. The engineering design component is integrated throughout the curriculum, motivating and familiarizing students with the real-world engineering challenges and equipping them with the essential technical skills for problem solving. The early strong theoretical foundations and hand-on exposure are supplemented by the core electrical engineering concepts ranging from circuit analysis and design, computing, control, communication, signal processing, and power engineering. Additional problem-solving skills and practical experience are developed through design projects and laboratory experiments. The curriculum offers flexibility to students for pursuing capability-linked specializations of their choice. The department specializations are designed to enable students to lead technological innovations addressing the emerging industrial and societal challenges in various domains of electrical engineering.
    [Show full text]
  • Space Vector Based Pulse Density Modulation Scheme for Two Level Voltage Source Inverter
    See discussions, stats, and author profiles for this publication at: https://www.researchgate.net/publication/252025894 Vector quantized spread spectrum Pulse Density Modulation for four level inverters Article · June 2011 DOI: 10.1109/ICIEA.2011.5975671 CITATIONS READS 8 127 2 authors: Biji Jacob M.R. Baiju College of Engineering Trivandrum Kerala public Service Commission 18 PUBLICATIONS 199 CITATIONS 111 PUBLICATIONS 2,090 CITATIONS SEE PROFILE SEE PROFILE Some of the authors of this publication are also working on these related projects: three dimensional svpwm and svpwm for DTC View project All content following this page was uploaded by M.R. Baiju on 31 July 2014. The user has requested enhancement of the downloaded file. Space Vector based Pulse Density Modulation Scheme for Two Level Voltage Source Inverter Biji Jacob, M.R. Baiju College of Engineering, Trivandrum, India biji @ece.cet.ac.in, [email protected] Abstract—A Space Vector based Pulse Density Modulation The motivation for adopting the principle of Pulse Density scheme for spreading the spectra of Voltage Source Inverters is Modulation in the case of two level inverter is that all proposed in this paper. The proposed scheme employs first order switching converters can be considered as analog-to-digital Sigma-Delta Modulator. The principle of Vector Quantization is converters [10]–[12]. Switching converters output are discrete applied for quantizing the reference voltage Space Vector in the digital signal which is equivalent to the quantized analog Sigma Delta Modulator. For the spatial quantization, the inverter reference input. Sigma Delta Modulators are used in over voltage vector space is divided into seven Voronoi regions.
    [Show full text]
  • SIMULATION of VARIOUS MODULATION STRATEGIES for INDUCTION MOTOR DRIVE a Project Report Submitted to CZECH TECHNICAL UNIVERSITY I
    SIMULATION OF VARIOUS MODULATION STRATEGIES FOR INDUCTION MOTOR DRIVE A project report submitted to CZECH TECHNICAL UNIVERSITY IN PRAGUE In fulfilment of the requirements for the degree of Master of Science In Electrical Engineering, Power Engineering and Management By Jigar Mehta Guided By Ing. Jan Bauer, Ph.D. Electric Drives and Traction Department May 2018 CERTIFICATE This is to certify that research work embodied in this project report entitled “Simulation of various modulation strategies for induction motor drive” was carried out by Mr. Jigar Mehta, at Czech Technical University for the fulfilment of Master’s Degree to be awarded by Czech Technical University. This research work has been carried out under my supervision and is to my satisfaction. Date: 24/05/2018 Place: Prague, Czech Republic Ing. Jan Bauer, Ph.D. Head of the Dept. Assistant Professor Dept. of Electric Drives and Traction CTU, Prague. Doc. Dr. Ing. Jan Kyncl Prof. Ing. Pavel Ripka Head of the Dept. The Dean Associate Professor Dept. of Electrical Engineering Dept. of Electric Power Engineering CTU, Prague. CTU, Prague. DECLARATION I hereby certify that I am the sole author of this report and that neither any part of this report nor the whole of the report has been submitted for a degree to any other University or Institution. I certify that, to the best of my knowledge, my report does not infringe upon anyone’s copyright nor violate any proprietary rights and that any ideas, techniques, quotations, or any other material from the work of other people included in my report, published or otherwise, are fully acknowledged in accordance with the standard referencing practices.
    [Show full text]
  • A Review on Conductive Common-Mode EMI Suppression Methods in Inverter Fed Motor Drives
    This is a repository copy of A review on conductive common-mode EMI suppression methods in inverter fed motor drives. White Rose Research Online URL for this paper: http://eprints.whiterose.ac.uk/171285/ Version: Published Version Article: Zhang, Z., Hu, Y., Chen, X. et al. (2 more authors) (2021) A review on conductive common- mode EMI suppression methods in inverter fed motor drives. IEEE Access, 9. pp. 18345- 18360. ISSN 2169-3536 https://doi.org/10.1109/access.2021.3054514 Reuse This article is distributed under the terms of the Creative Commons Attribution (CC BY) licence. This licence allows you to distribute, remix, tweak, and build upon the work, even commercially, as long as you credit the authors for the original work. More information and the full terms of the licence here: https://creativecommons.org/licenses/ Takedown If you consider content in White Rose Research Online to be in breach of UK law, please notify us by emailing [email protected] including the URL of the record and the reason for the withdrawal request. [email protected] https://eprints.whiterose.ac.uk/ Received January 6, 2021, accepted January 20, 2021, date of publication January 25, 2021, date of current version February 1, 2021. Digital Object Identifier 10.1109/ACCESS.2021.3054514 A Review on Conductive Common-Mode EMI Suppression Methods in Inverter Fed Motor Drives ZELIANG ZHANG1, YIHUA HU 1, (Senior Member, IEEE), XIAO CHEN2, (Member, IEEE), GERAINT WYN JEWELL 2, AND HONG LI 3, (Senior Member, IEEE) 1Department of Electronics Engineering, University of York, York YO10 5DD, U.K.
    [Show full text]
  • FPGA Based Gate Signal Generator for Three-Level Neutral Point Clamped Inverters
    The University of Manchester Research FPGA based gate signal generator for three-level neutral point clamped inverters Link to publication record in Manchester Research Explorer Citation for published version (APA): Ahmed, M. R., & Rogers, D. J. (2015). FPGA based gate signal generator for three-level neutral point clamped inverters. In host publication IEEE. Published in: host publication Citing this paper Please note that where the full-text provided on Manchester Research Explorer is the Author Accepted Manuscript or Proof version this may differ from the final Published version. If citing, it is advised that you check and use the publisher's definitive version. General rights Copyright and moral rights for the publications made accessible in the Research Explorer are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. Takedown policy If you believe that this document breaches copyright please refer to the University of Manchester’s Takedown Procedures [http://man.ac.uk/04Y6Bo] or contact [email protected] providing relevant details, so we can investigate your claim. Download date:04. Oct. 2021 FPGA based Gate Signal Generator for Three-level Neutral Point Clamped Inverters Md Rishad Ahmed Daniel J. Rogers School of Electrical and Electronic Engineering, Institute of Energy, School of Engineering, Power Conversion Group, The University of Manchester Cardiff University Manchester, United Kingdom. Cardiff, United Kingdom. [email protected] [email protected] Abstract—The gate signals in a commercial three-phase two- where sinusoidal control signals are compared with the level induction motor drive are translated to operate a three- triangular carrier signal(s) to generate gate pulses for the power phase three-level neutral point clamped (NPC) inverter.
    [Show full text]