DOCSLIB.ORG

Processor and Bus Support for Agilent Technologies Logic Analyzers Configuring a Logic Analysis System for Your Specific Application Is As Easy As One, Two, Three

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Processor and Bus Support for Agilent Technologies Logic Analyzers Configuring a Logic Analysis System for Your Specific Application Is As Easy As One, Two, Three Processor and Bus Support for Agilent Technologies Logic Analyzers Configuring a logic analysis system for your specific application is as easy as one, two, three. To configure a Configuration Guide system you must select products that will 1. Probe, Tools to Accelerate Your Debugging Process 2. Acquire, and 3. Analyze the data from your system. May 1, 2000 The following figure gives a quick overview of typical system considerations. Use the information in each of the sections listed to help you configure a system that will meet your specific mea- surement needs. 1. Probing 2. 3. Acquisition Analysis Table of Contents The physical and electrical Data capture, stimulus View and analyze data in a form connection to target signals and processor control you easily understand to help Probing . .pg 2 debug problems faster • General Purpose . .pg 2 • Custom Probing . .pg 3 • TQFP, PQFP Adapters . .pg 4 • Device Specific – Processors, DSPs, Busses, etc . .pg 5 Accurate measurements start with reliable Logic Analysis Systems probing. Agilent Technologies offers a wide (Acquisition) . .pg 8 variety of probing accessories to support your • 16700 series frames . .pg 9 • Measurement modules . .pg 11 measurement needs making it easy to connect • 1670 Benchtops . .pg 14 your Agilent logic analyzer to your designs. Analysis Tools . .pg 15 • Application Software . .pg 15 • Debuggers . .pg 16 Example System Configuration . .pg 17 uP and Bus Support Matrix . .pg 18 Old to New Model Number Probing Adapters Frames with built-in acquisition Analysis Tools • General Purpose Lead Set or measurement modules Compatibility Table . .pg 53 • Post-processing Tool sets Third Party Contact Information . .pg 54 • High-density termination adapters • State/Timing Analyzers • Debuggers • Processor specific analysis probes • Oscilloscopes • Pattern Generators How To Determine Your Probing Probing – General Purpose Needs General Purpose Lead Set: 01650-61608 To determine what probing method is best to use you need to evaluate your needs and take the following into consideration: • Number of signals to be probed • Ability to design probing connectors into the target • Probing clearance requirements • Available probing devices • Signal loading • Ease of installation • Package type • DIP Dual Inline Package • PGA Pin Grid Array The Agilent Technologies wedge probe • BGA Ball Grid Array The Agilent wedge probe adapter provides • PLCC Plastic Leaded Chip Carrier mechanically sound, noninvasive connection to • PQFP Plastic Quad Flat Pack adjacent pins on TQFP and PQFP packages. Con- • TQFP Thin Quad Flat Pack nect logic analyzer flying leads directly to the 1 2 • Package Pin Pitch (distance between centers of adapter; connect scope probes through a dual- 3 adjoining pins) head adapter. • Pin count Electrical connection to pins Two contact Probing Options: points on each leg General purpose: Use as a convenient way to access individual signals anywhere on the target. Electrical connection between conductors Custom Probing - Designed Into the Target: Consider placing probing connectors directly on the target dur- Number of Pin Pitch Agilent Product # Number of Agilent ing board layout. Design for testability. (See pg 3) Signals Wedges Included 3 0.5 mm E2613A 1 IC Package Adapters: Simple means of connecting to 3 0.5 mm E2613B 2 all the pins of a PQFP or TQFP package. (See pg 4) 8 0.5 mm E2614A 1 16 0.5 mm E2643A 1 3 0.65 mm E2615A 1 Device Specific: Probe devices specifically designed 3 0.65 mm E2615B 2 for processors, DSPs, busses, and programmable logic 8 0.65 mm E2616A 1 devices. (See pg 5) 16 0.65 mm E2644A 1 2 Probing – Custom Probing (Designed into the Target System) Designing a Probing Solution for Unique Applications You can design test connections into your circuit using 01650-63203 test headers with termination adapters. Details of how 16 data channels to do this are shown in Probing Solutions for Agilent 1 clock channel Technologies Logic Analysis Systems, publication num- ber 5968-4632E. Agilent E5346A High- density termination adapter Mictor Connectors for High- Product Number Description 32 data channels density termination adapters 01650-63203 Standard Termination Adapter 2 clock channels Agilent Product Number Description E5346A High-Density Termination Adapter E5351A High-Density Adapter E5346-44701 Recommended Support Shroud E5346-60002 High Speed Mictor Break-out Adapter E5346-68701 Five Mictor Connectors and Five Support Shrouds 3 Probing – TQFP, PQFP Adapters Agilent Technologies’ state-of-the-art probe adapters offer a simple means of connecting to PQFP and TQFP packages with minimal “keep out” area. Agilent’s reli- able probes ensure trouble-free electrical and mechan- ical connection. Elastomeric Probe Adapter 1/4 Flex Adapter Elastomeric Probe Package Pin Pitch Elastomeric Probe 1/4 Flex Adapter Adapter 144-pin TQFP 0.5 mm E5336A E5340A Locator 144-pin PQFP/CQFP 0.65 mm E5361A E5340A (included with 160-pin QFP 0.5 mm E5377A E5349A Elastomeric Probe) 160-pin PQFP/CQFP 0.65 mm E5373A E5349A 176-pin TQFP 0.5 mm E5348A E5349A 208-pin PQFP/CQFP 0.5 mm E5374A E5371A 240-pin PQFP/CQFP 0.5 mm E5363A E5371A 4 Probing – Device Specific (Processors, DSPs, Controllers, Busses, and Programmable Logic Devices) This document lists available processor and bus sup- Example: Pentium with MMX has core speeds up The following describes the different measurement port products from Agilent Technologies and compli- to 233 MHz, but the external bus speed is 66 MHz. modes. mentary vendors. Agilent and our partners provide an extensive range of quality tools that offer non-intrusive, full-speed, real-time analysis and processor execution • Supported package types are listed. In some Timing – Data is sampled at regular intervals by the control to accelerate your debugging process. The fol- cases an inverse assembler is separately analyzer’s internal clock. The captured trace is dis- lowing steps help you to determine the necessary prod- available when the probing can be designed into played as waveforms (asynchronous). ucts to meet your specific measurement needs. the target. Check the notes for available probing State – Clocking is supplied by the system under test Simply: application notes and product literature for clearance requirements and target and captured data is displayed as a sequential listing of 1. Determine if your device is supported (pg 5) considerations. logical states (synchronous). Included inverse assem- blers convert the real-time trace into processor 2. Select the products that meet your measurement Contact Agilent Technologies if you do not see support mnemonics. needs (pg 5) for your specific device . A sales representative can: 3. Verify analyzer support and compatibility (pg 8) Enhanced Inverse Assembler –Provides advanced fil- • determine if support is under development tering capabilities such as removal of unexecuted The following provides information on how to use the • recommend third parties that design custom prefetches and certain cycle types. The specific filter- matrix starting on page 18 to accomplish each step. solutions ing capabilities are processor dependent. Refer to the 1. Determine if your device is supported • direct you to information on how to design a test product literature for details. solution (refer to the probing section in this Device Coverage document) Emulation – The product provides processor control including break, run, reset and single step, code down- Device Max Pin Manufacturer or Bus Count, 2. Select the product(s) that meet your measurement load, and register/memory modification. Architecture and Clk Pkg Type needs. Name MHz Setup Assistant – A menu driven interface that guides Product Information you through connecting and configuring a processor Product Type 3rd measurement. This feature is available on the Agilent Enhanced IA Setup Assist Party Emulation 16600A and 16700 series frames. • Use the “Device Coverage” section of the matrix Vendor or Timing Agilent to find your processor, controller, bus, or pro- State Product Contact Agilent or the Appropriate Third Party for Your grammable logic device. Processors are listed Number alpha-numerically, except for Intel and Selections Motorola, where processors are grouped by family. The “Product Information” section of the matrix lists Contact an Agilent Technologies sales representative the available products for each device. The diagrams to order the products you have selected or to obtain • The value in the ‘Max Bus Clk MHz’ column and tables on pages 6-7 give a high level overview of more information. Agilent sales information as well as refers to the maximum supported external bus third-party contact information is listed on pg 54. speed for the processor. In most cases this is not what each product type includes, provides, and the speed of the processor. requires as well as specifying compatibility. 5 Real-Time Trace Products Inverse Assembler Inverse Assembler Software that converts Includes • Inverse assembler software a captured state trace Provides • Converts real-time trace into processor mnemonics into processor Requires • Method for connecting to the processor either through the general purpose probes or through mnemonics. connectors designed onto the target Analysis Probes Analysis Probe (Formerly called Preprocessors) Includes • Inverse assembler (for analysis probes that support state mode) and configuration files • Analysis probe hardware (unless specified as inverse assembler only) Provides • Mechanical and electrical connection to the
Load more

Recommended publications
  • Wind River Vxworks Platforms 3.8
    Wind River VxWorks Platforms 3.8 The market for secure, intelligent, Table of Contents Build System ................................ 24 connected devices is constantly expand- Command-Line Project Platforms Available in ing. Embedded devices are becoming and Build System .......................... 24 VxWorks Edition .................................2 more complex to meet market demands. Workbench Debugger .................. 24 New in VxWorks Platforms 3.8 ............2 Internet connectivity allows new levels of VxWorks Simulator ....................... 24 remote management but also calls for VxWorks Platforms Features ...............3 Workbench VxWorks Source increased levels of security. VxWorks Real-Time Operating Build Configuration ...................... 25 System ...........................................3 More powerful processors are being VxWorks 6.x Kernel Compatibility .............................3 considered to drive intelligence and Configurator ................................. 25 higher functionality into devices. Because State-of-the-Art Memory Host Shell ..................................... 25 Protection ..................................3 real-time and performance requirements Kernel Shell .................................. 25 are nonnegotiable, manufacturers are VxBus Framework ......................4 Run-Time Analysis Tools ............... 26 cautious about incorporating new Core Dump File Generation technologies into proven systems. To and Analysis ...............................4 System Viewer ........................
    [Show full text]
  • Schedule 14A Employee Slides Supertex Sunnyvale
    UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C. 20549 SCHEDULE 14A Proxy Statement Pursuant to Section 14(a) of the Securities Exchange Act of 1934 Filed by the Registrant Filed by a Party other than the Registrant Check the appropriate box: Preliminary Proxy Statement Confidential, for Use of the Commission Only (as permitted by Rule 14a-6(e)(2)) Definitive Proxy Statement Definitive Additional Materials Soliciting Material Pursuant to §240.14a-12 Supertex, Inc. (Name of Registrant as Specified In Its Charter) Microchip Technology Incorporated (Name of Person(s) Filing Proxy Statement, if other than the Registrant) Payment of Filing Fee (Check the appropriate box): No fee required. Fee computed on table below per Exchange Act Rules 14a-6(i)(1) and 0-11. (1) Title of each class of securities to which transaction applies: (2) Aggregate number of securities to which transaction applies: (3) Per unit price or other underlying value of transaction computed pursuant to Exchange Act Rule 0-11 (set forth the amount on which the filing fee is calculated and state how it was determined): (4) Proposed maximum aggregate value of transaction: (5) Total fee paid: Fee paid previously with preliminary materials. Check box if any part of the fee is offset as provided by Exchange Act Rule 0-11(a)(2) and identify the filing for which the offsetting fee was paid previously. Identify the previous filing by registration statement number, or the Form or Schedule and the date of its filing. (1) Amount Previously Paid: (2) Form, Schedule or Registration Statement No.: (3) Filing Party: (4) Date Filed: Filed by Microchip Technology Incorporated Pursuant to Rule 14a-12 of the Securities Exchange Act of 1934 Subject Company: Supertex, Inc.
    [Show full text]
  • Application Support for Agilent Logic Analyzers
    Application Support for Agilent Logic Analyzers Configuration Guide May 1, 2005 Configuring a logic analyzer for your Table of Contents specific application is as easy as one, two, three. To configure a system Agilent Logic Analyzer Family Selection Guide. 2 select the combination of products and capabilities that will 1 connect Designed In Probing . 4 1 connect Connectorless . 4 Connector. 5 General Purpose Probing . 6 Create the physical and electrical Flying-Lead Sets . 6 connection between the logic analyzer Wedge Probe Adapter . 6 and your device under test. IC Package Adapters . 7 Device Specific (Processor/Bus) Real-Time Trace Probes . 8 Processor, DSP and FPGA Solutions . 10 - 17 2 acquire Bus Interconnect Solutions. 18 - 24 2 acquire Provide accurate and reliable measurements, with power to cover Modular Logic Analysis Systems – 16900 Series Mainframes and future technology trends. Logic Analyzer Modules. 25 Modular Logic Analysis Systems – Pattern Generator Module and Oscilloscopes . 27 1680 Series Standalone Logic Analyzers . 28 3 view & analyze 1690 Series PC-Hosted Logic Analyzers. 28 Consolidate large amounts of data 3 view & analyze rapidly into displays that provide Post-Processing Analysis Tools . 29 insight into your system’s behavior in Pattern Generator Analysis Tools. 29 a format you understand. Third Party Contact Information . 30 Support, Services, and Assistance . 31 Use information in each of the sections listed to help you configure a system that will meet your specific measurement needs. Agilent Logic Analyzer
    [Show full text]
  • Powerspan II User Manual 80A1010 MA001 09 4 Contents
    ® PowerSpan II™ User Manual 80A1010_MA001_09 November 2009 6024 Silver Creek Valley Road, San Jose, California 95138 Telephone: (800) 345-7015 • (408) 284-8200 • FAX: (408) 284-2775 Printed in U.S.A. ©2009 Integrated Device Technology, Inc. GENERAL DISCLAIMER Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc. CODE DISCLAIMER Code examples provided by IDT are for illustrative purposes only and should not be relied upon for developing applications. Any use of the code examples below is completely at your own risk. IDT MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND CONCERNING THE NONINFRINGEMENT, QUALITY, SAFETY OR SUITABILITY OF THE CODE, EITHER EXPRESS OR IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICU- LAR PURPOSE, OR NON-INFRINGEMENT. FURTHER, IDT MAKES NO REPRESENTATIONS OR WARRANTIES AS TO THE TRUTH, ACCURACY OR COMPLETENESS OF ANY STATEMENTS, INFORMATION OR MATERIALS CONCERNING CODE EXAMPLES CONTAINED IN ANY IDT PUBLICATION OR PUBLIC DISCLOSURE OR THAT IS CONTAINED ON ANY IDT INTERNET SITE. IN NO EVENT WILL IDT BE LIABLE FOR ANY DIRECT, CONSEQUENTIAL, INCIDENTAL, INDIRECT, PUNITIVE OR SPECIAL DAMAGES, HOWEVER THEY MAY ARISE, AND EVEN IF IDT HAS BEEN PREVIOUSLY ADVISED ABOUT THE POSSIBILITY OF SUCH DAMAGES.
    [Show full text]
  • Análisis Computacional De Mallados Cuadrangulares En Geometrías Complejas Para Implementación En El Método De Los Elementos Finitos
    Universidad CEU Cardenal Herrera Departamento de Matemáticas, Física, y Ciencias Tecnológicas Análisis computacional de mallados cuadrangulares en geometrías complejas para implementación en el método de los elementos finitos TESIS DOCTORAL Presentada por: D. César Blecua Udías Dirigida por: Dr. D. Antonio Falcó Montesinos VALENCIA 2017 TESIS DOCTORAL Análisis computacional de mallados cuadrangulares en geometrías complejas para implementación en el método de los elementos finitos El Doctor Don Antonio Falcó Montesinos, profesor de la Universidad CEU Cardenal Herrera informa que la Tesis, Análisis computacional de mallados cuadrangulares en geometrías complejas para implementación en el método de los elementos finitos, de la que es autor Don César Blecua Udías, ha sido realizada bajo su dirección y reúne todas las condiciones científicas y formales necesarias para su defensa. Vº Bº del director: DR. D. ANTONIO FALCÓ MONTESINOS Valencia, 23 de enero de 2017 Para hacer las cosas bien es necesario: primero el amor; segundo, la técnica. A. Gaudí ´Indice 1. Motivaci´on y presentaci´on 5 2. Introducci´on y antecedentes 13 2.1. Clasificaci´onde algoritmos de mallado cuadrangular . .... 13 2.1.1. Mallado estructurado y no estructurado . 13 2.1.2. Mallado cuadrangular indirecto y directo . 14 2.1.2.1. M´etodos indirectos . 14 2.1.2.2. M´etodos directos . 16 2.1.2.2.1. Por descomposici´on . 16 2.1.2.2.2. Por frente de avance . 17 2.2. Mallado en GPU . 19 2.3. Programaci´onen GPUs . 20 2.4. Programaci´onen CPUs de m´ultiples n´ucleos . .. 27 2.5. AccesoaOpenCL......................... 28 3. Resultados 31 3.1.
    [Show full text]
  • Ilore: Discovering a Lineage of Microprocessors
    iLORE: Discovering a Lineage of Microprocessors Samuel Lewis Furman Thesis submitted to the Faculty of the Virginia Polytechnic Institute and State University in partial fulfillment of the requirements for the degree of Master of Science in Computer Science & Applications Kirk Cameron, Chair Godmar Back Margaret Ellis May 24, 2021 Blacksburg, Virginia Keywords: Computer history, systems, computer architecture, microprocessors Copyright 2021, Samuel Lewis Furman iLORE: Discovering a Lineage of Microprocessors Samuel Lewis Furman (ABSTRACT) Researchers, benchmarking organizations, and hardware manufacturers maintain repositories of computer component and performance information. However, this data is split across many isolated sources and is stored in a form that is not conducive to analysis. A centralized repository of said data would arm stakeholders across industry and academia with a tool to more quantitatively understand the history of computing. We propose iLORE, a data model designed to represent intricate relationships between computer system benchmarks and computer components. We detail the methods we used to implement and populate the iLORE data model using data harvested from publicly available sources. Finally, we demonstrate the validity and utility of our iLORE implementation through an analysis of the characteristics and lineage of commercial microprocessors. We encourage the research community to interact with our data and visualizations at csgenome.org. iLORE: Discovering a Lineage of Microprocessors Samuel Lewis Furman (GENERAL AUDIENCE ABSTRACT) Researchers, benchmarking organizations, and hardware manufacturers maintain repositories of computer component and performance information. However, this data is split across many isolated sources and is stored in a form that is not conducive to analysis. A centralized repository of said data would arm stakeholders across industry and academia with a tool to more quantitatively understand the history of computing.
    [Show full text]
  • Tsi107 Host Bridge for Powerpc
    Tsi107™ Host Bridge for PowerPC® ® Product Brief Device Overview Integrated Memory Controller The IDT Tsi107 Host Bridge for PowerPC provides system interconnect The memory interface controls processor and PCI interactions to main between PowerPC processors, PCI peripherals, and local memory. PCI memory. It supports a variety of programmable DRAM (FPM, EDO), support allows system designers to design systems quickly using SDRAM, and ROM/Flash ROM configurations. These support timing at peripherals already developed for PCI and the other standard interfaces speeds of up to 133 MHz. available in the personal computer hardware environment. PCI Bus Support The Tsi107 provides many of the other necessities for embedded appli- The Tsi107 PCI interface is designed to connect the processor and cations, including a high-performance memory controller and dual- memory buses to the PCI local bus without the need for “glue” logic. It processor support; two-channel flexible DMA controller; an interrupt runs at speeds up to 66 MHz. The Tsi107 acts as either a master or controller; an I2O-ready message unit; an inter-integrated circuit target on the PCI bus and contains a PCI bus arbitration unit which controller (I2C); and low-skew clock drivers. The Tsi107 contains an reduces the need for an equivalent external unit. This reduces the total Embedded Programmable Interrupt Controller (EPIC) featuring five system complexity and cost. hardware interrupts (IRQs), as well as 16 serial interrupts and four timers. The Tsi107 uses an advanced, 2.5V CMOS process
    [Show full text]
  • Comparative Analysis of Space-Grade Processors
    COMPARATIVE ANALYSIS OF SPACE-GRADE PROCESSORS By TYLER MICHAEL LOVELLY A DISSERTATION PRESENTED TO THE GRADUATE SCHOOL OF THE UNIVERSITY OF FLORIDA IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF DOCTOR OF PHILOSOPHY UNIVERSITY OF FLORIDA 2017 © 2017 Tyler Michael Lovelly To my country ACKNOWLEDGMENTS This work was supported in part by the Industry/University Cooperative Research Center Program of the National Science Foundation under grant nos. IIP-1161022 and CNS-1738783, by the industry and government members of the NSF Center for High- Performance Reconfigurable Computing and the NSF Center for Space, High- Performance, and Resilient Computing, by the University of Southern California Information Sciences Institute for remote access to their systems, and by Xilinx and Microsemi for provided hardware and software. 4 TABLE OF CONTENTS page ACKNOWLEDGMENTS .................................................................................................. 4 LIST OF TABLES ............................................................................................................ 7 LIST OF FIGURES .......................................................................................................... 8 ABSTRACT ..................................................................................................................... 9 CHAPTER 1 INTRODUCTION .................................................................................................... 11 2 BACKGROUND AND RELATED RESEARCH ......................................................
    [Show full text]
  • Powerpc 740 and Powerpc 750 Microprocessor Datasheet
    PowerPC 740 and PowerPC 750 Microprocessor Datasheet CMOS 0.20 µm Copper Technology, PID-8p, PPC740L and PPC750L, dd3.2 Version 2.0 09/6/2002 IBM Microelectronics Division Notices Before using this information and the product it supports, be sure to read the general information on the back cover of this book. Trademarks The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both: IBM IBM Logo PowerPC AIX PowerPC 750 PowerPC 740 Other company, product, and service names may be trademarks or service marks of others. This document contains information on a new product under development by IBM. IBM reserves the right to change or discontinue this product without notice. © International Business Machines Corporation 2001, 2002. All rights reserved. PowerPC 740 and PowerPC 750 Microprocessor CMOS 0.20 µm Copper Technology, PID-8p, PPC740L and PPC750L, dd3.2 Table of Contents Preface ..................................................................................................................................................... 5 New Features for dd3.x ............................................................................................................................ 5 Overview................................................................................................................................................... 6 Features ..................................................................................................................................................
    [Show full text]
  • 2019 Embedded Markets Study Integrating Iot and Advanced Technology Designs, Application Development & Processing Environments March 2019
    2019 Embedded Markets Study Integrating IoT and Advanced Technology Designs, Application Development & Processing Environments March 2019 Presented By: © 2019 AspenCore All Rights Reserved 2 Preliminary Comments • Results: Data from this study is highly projectable at 95% confidence with +/-3.15% confidence interval. Other consistencies with data from previous versions of this study also support a high level of confidence that the data reflects accurately the EETimes and Embedded.com audience’s usage of advance technologies, software and hardware development tools, chips, operating systems, FPGA vendors, and the entire ecosystem of their embedded development work environment and projects with which they are engaged. • Historical: The EETimes/Embedded.com Embedded Markets Study was last conducted in 2017. This report often compares results for 2019 to 2017 and in some cases to 2015 and earlier. This study was first fielded over 20 years ago and has seen vast changes in technology evolution over that period of time. • Consistently High Confidence: Remarkable consistency over the years has monitored both fast and slow moving market changes. A few surprises are shown this year as well, but overall trends are largely confirmed. • New Technologies and IoT: Emerging markets and technologies are also tracked in this study. New data regarding IoT and advanced technologies (IIoT, embedded vision, embedded speech, VR, AR, machine learning, AI and other cognitive capabilities) are all included. 3 Purpose and Methodology • Purpose: To profile the findings of the 2019 Embedded Markets Study comprehensive survey of the embedded systems markets worldwide. Findings include technology used, all aspects of the embedded development process, IoT, emerging technologies, tools used, work environment, applications developed for, methods/ processes, operating systems used, reasons for using chips and technology, and brands and specific chips being considered by embedded developers.
    [Show full text]
  • Embedded Computing Design
    RSC # @ www.embedded-computing.com/rsc RSC # @ www.embedded-computing.com/rsc www.embedded-computing.com VOLUME 4 • NUMBER 1 JAN U A R Y 2 0 0 6 COLUMNS FEATURES 6 Editor’s Foreword SPECIAL: Structuring embedded software The embedded computing market By Jerry Gipper 16 Incorporating XML and RSS at the device level By Andrew Corlett, Lantronix 8 Embedded Perspective Change takes more than a memo By Don Dingee TECHNOLOGY: PCI Express – Current state of affairs 12 Embedded Europe Embedded electronics in helicopters 20 PCI Express emerging as the interconnect standard By Hermann Strass By John Gudmundson, PLX Technology 24 Platform ASICs provide PCI Express alternative 14 Eclipse Perspective and News By Greg Martin and Grant Lindberg, LSI Logic, and Eclipse for embedded targets Jusak Effendy, GDA Technologies By Gene Sally, TimeSys 28 Wanted: Higher bandwidth, greater flexibility 42 New Products By Robert Hollingsworth, SMSC By Chad Lumsden APPLICATION: Multicore, multithread testing EVENTS 32 New intelligent multithread processors benefit from International Consumer Electronics Show integrated and innovative tools for code debug, January 5-8 • Las Vegas, Nevada programming, and test www.cesweb.org By Bob Burrill, Corelis Bus & Board Conference January 16-17 • Hyatt Regency, Long Beach, California PRODUCT GUIDE: PCI Express www.busandboard.org 36 PCI Express enhances computer module abilities By Jerry Gipper 40 Product listings: Intelligent PMCs By Jerry Gipper E-LETTER www.embedded-computing.com/eletter Design considerations for embedded Ethernet networks By Contemporary Controls COVER PCI Express is on track WEB RESOURCES for deployment in embedded applications. Subscribe to the magazine or E-letter: PRODUCT www.opensystems-publishing.com/subscriptions The Double Espresso PCI Express Card from IP Fabrics features two Intel IXP2350 network processors with a PCI Express interface with IP Fabrics’ Packet Processing Language (PPL) software.
    [Show full text]
  • MCHP Investor Presentation.060313
    Stephens 2013 Spring Investment Conference June 4 – 5, 2013 Eric Bjornholt, Vice President and Chief Financial Officer ©June 2013 Safe Harbor Statement This presentation contains guidance, projections and other forward-looking statements regarding the future financial performance of Microchip. These statements involve predictions and our actual results may vary materially. Please refer to Microchip’s filings with the SEC which identify some important risk factors about the company. This presentation also contains information about Microchip and Microchip’s industry as of a certain date and such data is time-sensitive and subject to change. This information is provided only as of the original date of such information and has not been updated since such date. Microchip does not undertake any obligation to update the existing published information or any forward- looking statements to reflect events, circumstances or new information occurring after the date thereof. ©February©June 2013 2013 2 Today’s Agenda Microchip’s business characteristics 1. Consistent growth 2. Perennial market share gains 3. High margin business model 4. Track record of accretive acquisitions 5. Shareholder friendly with consistently increasing dividends and free cash flow Current business conditions Opportunity for significant accretion as margins expand towards business model ©February©June 2013 2013 3 Microchip Characteristics 1. Consistent growth 2. Perennial market share gains 3. High margin business model 4. Track record of accretive acquisitions 5. Shareholder
    [Show full text]