Am5 86™ Microprocessor Family

Total Page:16

File Type:pdf, Size:1020Kb

Am5 86™ Microprocessor Family PRELIMINARY Am5 86™ Advanced X Micro Microprocessor Family Devices DISTINCTIVE CHARACTERISTICS ■ High-Performance Design ■ Complete 32-Bit Architecture — Industry-standard write-back cache support — Address and data buses — Frequent instructions execute in one clock — All registers — 105.6-million bytes/second burst bus at 33 MHz — 8-, 16-, and 32-bit data types — Flexible write-through and write-back address ■ Standard Features control — 3-V core with 5-V tolerant I/O µ — Advanced 0.35- CMOS-process technology — Available in a 133-MHz version — Dynamic bus sizing for 8-, 16-, and 32-bit buses — Binary compatible with all Am486®DX, — Supports “soft reset” capability Am486DX2, and Am486DX4 microprocessors ■ High On-Chip Integration — Wide range of chipsets and support available — 16-Kbyte unified code and data cache through the AMD FusionPCSM Program ■ — Floating-point unit 168-pin PGA package or 208-pin SQFP package — Paged, virtual memory management ■ IEEE 1149.1 JTAG Boundary-Scan Compatibility ■ Enhanced System and Power Management ■ Supports Environmental Protection Agency's — Stop clock control for reduced power Energy Star program consumption — 3-V operation reduces power consumption up to — Industry-standard two-pin System Management 40% Interrupt (SMI) for power management indepen- — Energy management capability provides excel- dent of processor operating mode and operating lent base for energy-efficient design system — Works with a variety of energy-efficient, power- — Static design with Auto Halt power-down support managed devices — Wide range of chipsets supporting SMM avail- able to allow product differentiation GENERAL DESCRIPTION Table 1. Clocking Options The Am5X86™ microprocessor is an addition to the AMD microprocessor product family. The new processor en- Operating Input Clock Available Package hances system performance by raising the microproces- Frequency sor operating frequency to the highest levels allowed by 133 MHz 33 MHz 168-pin PGA current manufacturing technology, while maintaining complete compatibility with the standard Am486 proces- 133 MHz 33 MHz 208-pin SQFP sor architecture and Microsoft® Windows®. The CPUs The Am5X86 microprocessor family allows write-back incorporate write-back cache, flexible clock control, and configuration through software and cacheable access enhanced SMM. Table 1 shows available processors control. On-chip cache lines are configurable as either in the Am5X86 microprocessor family. write-through or write-back. The CPU clock control fea- ture permits the CPU clock to be stopped under con- trolled conditions, allowing reduced power consumption during system inactivity. The SMM function is implement- ed with an industry standard two-pin interface. This document contains information on a product under development at Advanced Micro Devices. The information is Publication # 19751 Rev: C Amendment/0 intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice. Issue Date: March 1996 AMD PRELIMINARY BLOCK DIAGRAM 2Am5X86 Microprocessor PRELIMINARY AMD ORDERING INFORMATION Standard Products AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below. AMD-X5 – 133 A D W Case Temperature W= 55° C Z = 85° C Operating Voltage D= 3.45 V F= 3.3 V Package Type A =168-pin PGA S = 208-pin SQFP Clock Speed 133 = 133 MHz Family/Core AMD-X5 Valid Combinations Case Temperature Valid Combinations OPN Package Type Operating Voltage (Max) Valid Combinations list configura- tions planned to be supported in vol- AMD-X5-133ADW PGA 3.45 V 55° C ume for this device. Consult the local AMD-X5-133ADZ PGA 3.45 V 85° C AMD sales office to confirm avail- ability of specific valid combinations AMD-X5-133SFZ SQFP 3.3 V 85° C and to check on newly released AMD-X5-133SDZ SQFP 3.45 V 85° C combinations. Am5X86 Microprocessor 3 AMD PRELIMINARY Table of Contents 1 Connection Diagrams and Pin Designations ......................................................................................... 8 1.1 168-Pin PGA (Pin Grid Array) Package .......................................................................................... 8 1.2 168-Pin PGA Designations (Functional Grouping) ......................................................................... 9 1.3 208-Pin SQFP (Shrink Quad Flat Pack) Package ........................................................................ 10 1.4 208-Pin SQFP Designations (Functional Grouping) ..................................................................... 11 2 Logic Symbol ...................................................................................................................................... 12 3 Pin Description .................................................................................................................................... 13 4 Functional Description ........................................................................................................................ 18 4.1 Overview ....................................................................................................................................... 18 4.2 Memory ......................................................................................................................................... 18 4.3 Modes of Operation ...................................................................................................................... 18 4.3.1 Real mode ........................................................................................................................... 18 4.3.2 Virtual mode ........................................................................................................................ 18 4.3.3 Protected mode ................................................................................................................... 18 4.3.4 System Management mode ................................................................................................ 18 4.4 Cache Architecture ....................................................................................................................... 18 4.4.1 Write-Through Cache .......................................................................................................... 18 4.4.2 Write-Back Cache ............................................................................................................... 18 4.5 Write-Back Cache Protocol ........................................................................................................... 19 4.5.1 Cache Line Overview .......................................................................................................... 19 4.5.2 Line Status and Line State .................................................................................................. 19 4.5.2.1 Invalid ......................................................................................................................... 19 4.5.2.2 Exclusive .................................................................................................................... 19 4.5.2.3 Shared ....................................................................................................................... 19 4.5.2.4 Modified ..................................................................................................................... 19 4.6 Cache Replacement Description .................................................................................................. 20 4.7 Memory Configuration ................................................................................................................... 20 4.7.1 Cacheability ......................................................................................................................... 20 4.7.2 Write-Through/Write-Back ................................................................................................... 20 4.8 Cache Functionality in Write-Back mode ...................................................................................... 20 4.8.1 Processor-Initiated Cache Functions and State Transitions ............................................... 20 4.8.2 Snooping Actions and State Transitions ............................................................................. 21 4.8.2.1 Difference between Snooping Access Cases ............................................................ 21 4.8.2.2 HOLD Bus Arbitration Implementation ....................................................................... 22 4.8.2.2.1 Processor-Induced Bus Cycles ........................................................................ 22 4.8.2.2.2 External Read ................................................................................................... 22 4.8.2.2.3 External Write ................................................................................................... 22 4.8.2.2.4 HOLD/HLDA External Access TIming .............................................................. 22 4.8.3 External Bus Master Snooping Actions ............................................................................... 25 4.8.3.1 Snoop Miss ................................................................................................................. 25 4.8.3.2 Snoop Hit to a Non-Modified Line .............................................................................. 25 4.8.4 Write-Back Case ................................................................................................................
Recommended publications
  • Am186em and Am188em User's Manual
    Am186EM and Am188EM Microcontrollers User’s Manual © 1997 Advanced Micro Devices, Inc. All rights reserved. Advanced Micro Devices, Inc. ("AMD") reserves the right to make changes in its products without notice in order to improve design or performance characteristics. The information in this publication is believed to be accurate at the time of publication, but AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication or the information contained herein, and reserves the right to make changes at any time, without notice. AMD disclaims responsibility for any consequences resulting from the use of the information included in this publication. This publication neither states nor implies any representations or warranties of any kind, including but not limited to, any implied warranty of merchantability or fitness for a particular purpose. AMD products are not authorized for use as critical components in life support devices or systems without AMD’s written approval. AMD assumes no liability whatsoever for claims associated with the sale or use (including the use of engineering samples) of AMD products except as provided in AMD’s Terms and Conditions of Sale for such products. Trademarks AMD, the AMD logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Am386 and Am486 are registered trademarks, and Am186, Am188, E86, AMD Facts-On-Demand, and K86 are trademarks of Advanced Micro Devices, Inc. FusionE86 is a service mark of Advanced Micro Devices, Inc. Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.
    [Show full text]
  • Class-Action Lawsuit
    Case 3:20-cv-00863-SI Document 1 Filed 05/29/20 Page 1 of 279 Steve D. Larson, OSB No. 863540 Email: [email protected] Jennifer S. Wagner, OSB No. 024470 Email: [email protected] STOLL STOLL BERNE LOKTING & SHLACHTER P.C. 209 SW Oak Street, Suite 500 Portland, Oregon 97204 Telephone: (503) 227-1600 Attorneys for Plaintiffs [Additional Counsel Listed on Signature Page.] UNITED STATES DISTRICT COURT DISTRICT OF OREGON PORTLAND DIVISION BLUE PEAK HOSTING, LLC, PAMELA Case No. GREEN, TITI RICAFORT, MARGARITE SIMPSON, and MICHAEL NELSON, on behalf of CLASS ACTION ALLEGATION themselves and all others similarly situated, COMPLAINT Plaintiffs, DEMAND FOR JURY TRIAL v. INTEL CORPORATION, a Delaware corporation, Defendant. CLASS ACTION ALLEGATION COMPLAINT Case 3:20-cv-00863-SI Document 1 Filed 05/29/20 Page 2 of 279 Plaintiffs Blue Peak Hosting, LLC, Pamela Green, Titi Ricafort, Margarite Sampson, and Michael Nelson, individually and on behalf of the members of the Class defined below, allege the following against Defendant Intel Corporation (“Intel” or “the Company”), based upon personal knowledge with respect to themselves and on information and belief derived from, among other things, the investigation of counsel and review of public documents as to all other matters. INTRODUCTION 1. Despite Intel’s intentional concealment of specific design choices that it long knew rendered its central processing units (“CPUs” or “processors”) unsecure, it was only in January 2018 that it was first revealed to the public that Intel’s CPUs have significant security vulnerabilities that gave unauthorized program instructions access to protected data. 2. A CPU is the “brain” in every computer and mobile device and processes all of the essential applications, including the handling of confidential information such as passwords and encryption keys.
    [Show full text]
  • AMD-K5TM Processor
    AMD-K5TM Processor Data Sheet Publication # 18522 Rev: F Amendment/0 Issue Date: January 1997 This document contains information on a product under development at AMD. The information is intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice. © 1997 Advanced Micro Devices, Inc. All Rights Reserved. Advanced Micro Devices, Inc. ("AMD") reserves the right to make changes in its products without notice in order to improve design or performance charac- teristics. The information in this publication is believed to be accurate at the time of publication, but AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication or the information contained herein, and reserves the right to make changes at any time, without notice. AMD disclaims responsibility for any consequences resulting from the use of the information included in this publication. This publication neither states nor implies any representations or warranties of any kind, including but not limited to, any implied warranty of merchantability or fitness for a particular purpose. AMD products are not authorized for use as critical components in life support devices or systems without AMD’s written approval. AMD assumes no liability whatsoever for claims associated with the sale or use (including the use of engineering samples) of AMD products except as provided in AMD’s Terms and Conditions of Sale for such product. Trademarks: AMD, the AMD logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Am486 is a registered trademark, and AMD-K5 is a trademark of Advanced Micro Devices, Inc.
    [Show full text]
  • Élan™SC520 Microcontroller Data Sheet PRELIMINARY
    PRELIMINARY Élan™SC520 Microcontroller Integrated 32-Bit Microcontroller with PC/AT-Compatible Peripherals, PCI Host Bridge, and Synchronous DRAM Controller DISTINCTIVE CHARACTERISTICS ■ ■ Industry-standard Am5x86® CPU with floating ROM/Flash controller for 8-, 16-, and 32-bit devices point unit (FPU) and 16-Kbyte write-back cache ■ Enhanced PC/AT-compatible peripherals – 100-MHz and 133-MHz operating frequencies provide improved performance – Low-voltage operation (core VCC = 2.5 V) – Enhanced programmable interrupt controller – 5-V tolerant I/O (3.3-V output levels) (PIC) prioritizes 22 interrupt levels (up to 15 external sources) with flexible routing ■ E86™ family of x86 embedded processors – Enhanced DMA controller includes double buffer – Part of a software-compatible family of chaining, extended address and transfer counts, microprocessors and microcontrollers well and flexible channel routing supported by a wide variety of development tools ■ – Two 16550-compatible UARTs operate at baud Integrated PCI host bridge controller leverages rates up to 1.15 Mbit/s with optional DMA interface standard peripherals and software ■ Standard PC/AT-compatible peripherals – 33 MHz, 32-bit PCI bus Revision 2.2-compliant – Programmable interval timer (PIT) – High-throughput 132-Mbyte/s peak transfer – Real-time clock (RTC) with battery backup – Supports up to five external PCI masters capability and 114 bytes of RAM – Integrated write-posting and read-buffering for ■ Additional integrated peripherals high-throughput applications – Three general-purpose
    [Show full text]
  • 32-Bit Broch/4.0-8/23 (Page 3)
    E86™ FAMILY 32-Bit Microprocessors www.amd.com 3 Leverage the billions of dollars spent annually developing hardware and software for the world's dominant processor architecture—x86 SECTION I • Assured, flexible, and x86 compatible migration path from 16-bit to full 32-bit bus design HIGH PERFORMANCE x86 EMBEDDED PROCESSORS • Industry standard x86 architecture The E86™ family of 32-bit microprocessors and microcontrollers represent the highest level of x86 performance that AMD currently offers for the embedded provides largest knowledge base market. This 32-bit family of devices includes the Am386®, Am486®, AMD-K6™E of designers microprocessors as well as the Élan™ family of integrated microcontrollers. Since all E86 family processors are x86 compatible, a software compatible • Enhanced performance and lower upgrade path for your next generation design is assured. And since the E86 family is based on the world’s dominant processor architecture - x86 - system costs embedded designers are also able to leverage the billions of dollars spent annually developing hardware and software for the PC market. Low cost • High level of integration that development tools, readily available chipsets and peripherals, and pre-written software are all benefits of utilizing the x86 architecture in your designs. reduces time-to-market and increases reliability HIGH PERFORMANCE 32-BIT MICROPROCESSOR PORTFOLIO Many customers require the leading edge performance of PC microproces- • A complete third-party support program sors, while still desiring the level of support that is typically associated with from AMD’s FusionE86sm partners. embedded processors. AMD’s Embedded Processor Division is chartered to provide these industry-proven CPU cores with the long-term product support, development tool infrastructure, and technical support that embedded cus- tomers have come to expect.
    [Show full text]
  • Communication Theory II
    Microprocessor (COM 9323) Lecture 2: Review on Intel Family Ahmed Elnakib, PhD Assistant Professor, Mansoura University, Egypt Feb 17th, 2016 1 Text Book/References Textbook: 1. The Intel Microprocessors, Architecture, Programming and Interfacing, 8th edition, Barry B. Brey, Prentice Hall, 2009 2. Assembly Language for x86 processors, 6th edition, K. R. Irvine, Prentice Hall, 2011 References: 1. Computer Architecture: A Quantitative Approach, 5th edition, J. Hennessy, D. Patterson, Elsevier, 2012. 2. The 80x86 Family, Design, Programming and Interfacing, 3rd edition, Prentice Hall, 2002 3. The 80x86 IBM PC and Compatible Computers, Assembly Language, Design, and Interfacing, 4th edition, M.A. Mazidi and J.G. Mazidi, Prentice Hall, 2003 2 Lecture Objectives 1. Provide an overview of the various 80X86 and Pentium family members 2. Define the contents of the memory system in the personal computer 3. Convert between binary, decimal, and hexadecimal numbers 4. Differentiate and represent numeric and alphabetic information as integers, floating-point, BCD, and ASCII data 5. Understand basic computer terminology (bit, byte, data, real memory system, protected mode memory system, Windows, DOS, I/O) 3 Brief History of the Computers o1946 The first generation of Computer ENIAC (Electrical and Numerical Integrator and Calculator) was started to be used based on the vacuum tube technology, University of Pennsylvania o1970s entire CPU was put in a single chip. (1971 the first microprocessor of Intel 4004 (4-bit data bus and 2300 transistors and 45 instructions) 4 Brief History of the Computers (cont’d) oLate 1970s Intel 8080/85 appeared with 8-bit data bus and 16-bit address bus and used from traffic light controllers to homemade computers (8085: 246 instruction set, RISC*) o1981 First PC was introduced by IBM with Intel 8088 (CISC**: over 20,000 instructions) microprocessor oMotorola emerged with 6800.
    [Show full text]
  • Amd(Amd.Us)18Q1 点评 2018 年 07 月 30 日
    海外公司报告 | 公司动态研究 证券研究报告 AMD(AMD.US)18Q1 点评 2018 年 07 月 30 日 作者 AMD 7 年最佳,10 年翻身,重申买入,TP 上调至 何翩翩 分析师 23 美元 SAC 执业证书编号:S1110516080002 [email protected] 业绩超预期,7 年来最佳盈利季 雷俊成 分析师 SAC 执业证书编号:S1110518060004 AMD 18Q2 实现 7 年来最佳盈利季度,non-GAAP EPS 0.14 美元,营收 17.6 [email protected] 亿美元同比大涨 53%,均超过华尔街预期的 EPS 0.13 美元和营收 17.2 亿美 马赫 分析师 SAC 执业证书编号:S1110518070001 元。计算与图形业务同比大涨 64%至 10.9 亿美元好于市场预期的 10.6 亿, [email protected] 但受 Q2 区块链相关贡献进一步减弱带来该业务环比跌 3%。挖矿业务本季 董可心 联系人 营收占比从上季的 10%降低为 6%,公司进一步看淡下半年需求。EESC 业务 [email protected] 同比涨 37%至 6.7 亿美元,好于预期的 6.61 亿,EPYC 逐步进入放量阶段, 公司维持到年底会实现中单位数份额的预测。Q2 毛利率提升至 37%,Q3 指引营收 17 亿美元,同比增长 7%,略低于市场预期的 17.6 亿,毛利率提 相关报告 升至约 38%;全年指引营收增速保持 25%,我们认为公司指引基于 17Q3 的 1 《AMD(AMD.US)点评:EPYC“从 高基数较为保守,且区块链影响作为一次性业务逐渐消弭也会进一步减少 零到一”终实现,7nm 产品周期全方位 业绩不确定性,我们看好 EPYC 会在下半年至 Q4 迎来关键放量。 回归“传奇”;TP 上调至 22 美元,重 服务器市场 AMD 与 Intel“荣辱互见” 申买入》2018-06-20 2 《AMD(AMD.US)点评:公布 7nm 服务器市场 AMD 与 Intel“荣辱互见”,EPYC 服务器随着 Cisco、HPE 适配 GPU 加入 AI 计算抢滩战,Ryzen+EPYC 以及超级云计算客户的需求能见度提高,Q2 出货量和营收均环比提高超 50%,目前与 AMD 合作的 5 个云计算巨头成主要推动力。我们认为 AMD “双子星”仍是中流砥柱;TP 上调至 将继续通过单插槽服务器高核心数和低功耗打造性价比优势,下半年加速 18 美元,重申买入》2018-06-08 市场渗透蚕食 Intel 份额,进入明年则等待 7nm 的第二代 EPYC 面市,面对 3 《AMD(AMD.US)18Q1 点评:2018 已将 10nm Cannon Lake 量产时点延后至明年的 Intel,AMD 将终于实现制 开门红,业绩指引均超预期,Ryzen 继 程反超,加速量价齐升。“从零到一”抢占 20 亿美元以上的市场份额。 续扎实闪耀,EPYC 仍待升级放量,重 反观 Intel Q2 数据中心业务收入 55.5 亿美元,虽然在整体行业高景气度下 申买入》2018-04-30 同比增长 27%,但仍低于市场预期的 56.3 亿美元。业绩发布会上 Intel 更为 4 《2017 扭亏为盈业绩迎拐点,2018 明确消费级 10nm 产品会到 19 年下半年节日旺季才推向市场,让市场情绪 厚积待薄发,Ryzen+EPYC 继续双星闪 愈加悲观的同时也给了 AMD 足够的时间窗口。 耀,重申买入》2018-02-01 Ryzen 继续攻城略地,进一步打开笔记本市场 5 《AMD(AMD.US)点评:合作英特
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • Die Meilensteine Der Computer-, Elek
    Das Poster der digitalen Evolution – Die Meilensteine der Computer-, Elektronik- und Telekommunikations-Geschichte bis 1977 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 und ... Von den Anfängen bis zu den Geburtswehen des PCs PC-Geburt Evolution einer neuen Industrie Business-Start PC-Etablierungsphase Benutzerfreundlichkeit wird gross geschrieben Durchbruch in der Geschäftswelt Das Zeitalter der Fensterdarstellung Online-Zeitalter Internet-Hype Wireless-Zeitalter Web 2.0/Start Cloud Computing Start des Tablet-Zeitalters AI (CC, Deep- und Machine-Learning), Internet der Dinge (IoT) und Augmented Reality (AR) Zukunftsvisionen Phasen aber A. Bowyer Cloud Wichtig Zählhilfsmittel der Frühzeit Logarithmische Rechenhilfsmittel Einzelanfertigungen von Rechenmaschinen Start der EDV Die 2. Computergeneration setzte ab 1955 auf die revolutionäre Transistor-Technik Der PC kommt Jobs mel- All-in-One- NAS-Konzept OLPC-Projekt: Dass Computer und Bausteine immer kleiner, det sich Konzepte Start der entwickelt Computing für die AI- schneller, billiger und energieoptimierter werden, Hardware Hände und Finger sind die ersten Wichtige "PC-Vorläufer" finden wir mit dem werden Massenpro- den ersten Akzeptanz: ist bekannt. Bei diesen Visionen geht es um die Symbole für die Mengendarstel- schon sehr früh bei Lernsystemen. iMac und inter- duktion des Open Source Unterstüt- möglichen zukünftigen Anwendungen, die mit 3D-Drucker zung und lung. Ägyptische Illustration des Beispiele sind: Berkley Enterprice mit neuem essant: XO-1-Laptops: neuen Technologien und Konzepte ermöglicht Veriton RepRap nicht Ersatz werden.
    [Show full text]
  • Of the Securities Exchange Act of 1934
    FORM 8-K SECURITIES AND EXCHANGE COMMISSION Washington, D.C. 20549 CURRENT REPORT Pursuant to Section 13 or 15(d) of the Securities Exchange Act of 1934 Date of Report: March 10, 1994 ADVANCED MICRO DEVICES, INC. ---------------------------------------------------- (Exact name of registrant as specified in its charter) Delaware 1-7882 94-1692300 - ------------------------------ ------------ ------------------- (State or other jurisdiction (Commission (I.R.S. Employer of incorporation) File Number) Identification No.) One AMD Place P.O. Box 3453 Sunnyvale, California 94088-3453 - --------------------------------------- ---------- (Address of principal executive office) (Zip Code) Registrant's telephone number, including area code: (408) 732-2400 Item 5 Other Events - ------ ------------ I. Litigation ---------- A. Intel ----- General ------- Advanced Micro Devices, Inc. ("AMD" or "Corporation") and Intel Corporation ("Intel") are engaged in a number of legal proceedings involving AMD's x86 products. The current status of such legal proceedings are described below. An unfavorable decision in the 287, 386 or 486 microcode cases could result in a material monetary award to Intel and/or preclude AMD from continuing to produce those Am386(Registered Trademark) and Am486(Trademark) products adjudicated to contain any copyrighted Intel microcode. The Am486 products are a material part of the Company's business and profits and such an unfavorable decision could have an immediate, materially adverse impact on the financial condition and results of the operations of AMD. The AMD/Intel legal proceedings involve multiple interrelated and complex issues of fact and law. The ultimate outcome of such legal proceedings cannot presently be determined. Accordingly, no provision for any liability that may result upon an adjudication of any of the AMD/Intel legal proceedings has been made in the Corporation's financial statements.
    [Show full text]
  • AMD's Early Processor Lines, up to the Hammer Family (Families K8
    AMD’s early processor lines, up to the Hammer Family (Families K8 - K10.5h) Dezső Sima October 2018 (Ver. 1.1) Sima Dezső, 2018 AMD’s early processor lines, up to the Hammer Family (Families K8 - K10.5h) • 1. Introduction to AMD’s processor families • 2. AMD’s 32-bit x86 families • 3. Migration of 32-bit ISAs and microarchitectures to 64-bit • 4. Overview of AMD’s K8 – K10.5 (Hammer-based) families • 5. The K8 (Hammer) family • 6. The K10 Barcelona family • 7. The K10.5 Shanghai family • 8. The K10.5 Istambul family • 9. The K10.5-based Magny-Course/Lisbon family • 10. References 1. Introduction to AMD’s processor families 1. Introduction to AMD’s processor families (1) 1. Introduction to AMD’s processor families AMD’s early x86 processor history [1] AMD’s own processors Second sourced processors 1. Introduction to AMD’s processor families (2) Evolution of AMD’s early processors [2] 1. Introduction to AMD’s processor families (3) Historical remarks 1) Beyond x86 processors AMD also designed and marketed two embedded processor families; • the 2900 family of bipolar, 4-bit slice microprocessors (1975-?) used in a number of processors, such as particular DEC 11 family models, and • the 29000 family (29K family) of CMOS, 32-bit embedded microcontrollers (1987-95). In late 1995 AMD cancelled their 29K family development and transferred the related design team to the firm’s K5 effort, in order to focus on x86 processors [3]. 2) Initially, AMD designed the Am386/486 processors that were clones of Intel’s processors.
    [Show full text]
  • Présentation D'amd
    Présentation d'AMD AMD AMD ADVANCED MICRO DEVICES Fiche Descriptive d’AMD : Entreprise Advanced Micro Devices PDG Lisa Su Filiales ATI Fondé en 1969 Siège Santa Clara, Californie Pays accueillant un site AMD 23 dont la France Salariés 10 000 à travers le monde Concurrents Intel Capitalisation 31,67 Milliards de $ (2018) Chiffre d’affaires 6,48 Milliards de $ (2018) Les activités de l’entreprise AMD AMD est une entreprise spécialisée à la production de semi-conducteurs, de processeurs, dans l’informatique, la microélectronique et sur de la visualisation en hautes performances en Accelerated processing unit ( unité de calcul accéléré ). Ils sont plus particulièrement dans la fabrication de CPU (central processing unit) et GPU (Graphics Processing Unit). Les productions sont situés en Allemagne à Dresde et New-York en partenariat avec Chartered Semiconductor Manufacturing ainsi les productions physiques des processeurs ont été cédé à des fonds d’investissement pour créer la Global Foundries en mars 2009, c’est l’une des plus grande fonderie des semis conducteurs indépendante du monde situé en Californie en étant 2ème au classement des productions après TSMC, ainsi met fin à leur contrat en 2009 puis ATIC devient l’actionnaire unique de cette société. Par la suite AMD devient un développeur spécialisé dans le Fabless (terme Anglais ayant pour contraction le mot « transformation » et « less » désignant une société qui conçoit ces propres produits et traite sa propre production). C’est en 2010 que celle-ci propose un nouveau projet : la plateforme Netbook (mini ordinateur portable) qui pourrait permettre une croissance financière. C’est par un groupe d’ingénieur de Fairchild Semiconductor qu’AMD se concrétise en 2006 : l’occupation de la 8ème place des 20 plus grands fabricants derrière Intel , Samsung , Texas instruments, Toshiba etc.
    [Show full text]