DOCSLIB.ORG

Intel® C++ Compiler 9.1 for Linux* Release Notes Contents

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Intel® C++ Compiler 9.1 for Linux* Release Notes Contents Intel® C++ Compiler 9.1 for Linux* Release Notes Contents • Overview • What's New • System Requirements • Installation • Known Issues • Technical Support • Documentation • Additional Information • Disclaimer and Legal Information Overview This product provides tools for Linux* software developers to create applications to run at top speeds on all Intel® IA-32 processors, Intel processors with Intel® Extended Memory 64 Technology (Intel® EM64T) and the Intel Itanium® processors. Optimizations include support for Intel® Streaming SIMD Extensions 2 (SSE2) in the Intel Pentium® 4 and Intel Pentium® M processors, Intel® Streaming SIMD Extensions 3 (SSE3) in the Intel Pentium 4 and Intel® Core™ processors with SSE3 support, and software pipelining in the Intel Itanium® 2 processor. Inter-procedural optimization (IPO) and profile-guided optimization (PGO) can provide greater application performance. Intel Compilers support multi-threaded code development through autoparallelism and OpenMP* support. Additional information on the Intel Software Development Products is available at http://www.intel.com/software/products/ . Product Contents Intel® C++ Compiler for IA-32 Based Applications The Intel® C++ Compiler for IA-32 based applications contains the following components: • Intel® C++ Compiler for Linux for IA-32 applications, version 9.1 • Intel® Debugger for IA-32 applications, version 9.1 • Intel® Compiler code-coverage tool • Intel® Compiler test-prioritization tool • A version of the Eclipse* 3.1.1 Integrated Development Environment with C/C++ Development Tools 3.0.1 for the Intel C++ Compiler, and associated components • The product documentation, version 9.1 o The documentation index is provided for easy access of all the documents. It is located at <install-dir>/doc/Doc_Index.htm Intel® C++ Compiler for Intel EM64T-Based Applications The Intel® C++ Compiler for Intel EM64T-based applications contains the following components: • Intel® C++ Compiler for Linux for Intel EM64T-based applications, version 9.1 • Intel® Debugger for Intel EM64T-based applications, version 9.1 • Substitute headers for use with the Intel C++ Compiler, version 9.1 • Intel® Compiler code-coverage tool • Intel® Compiler test-prioritization tool • The product documentation, version 9.1 o The documentation index is provided for easy access of all the documents. It is located at <install-dir>/doc/Doc_Index.htm Intel® C++ Compiler for Itanium-Based Applications The Intel® C++ Compiler for Itanium-based applications contains the following components: • Intel® C++ Compiler for Linux for Itanium-based applications, version 9.1 • Intel® Debugger for Itanium-based applications, version 9.1 • Intel® Itanium Assembler to produce Itanium-based applications, version 8.0 • Substitute headers for use with the Intel C++ Compiler, version 9.1 • Intel® Compiler code-coverage tool • Intel® Compiler test-prioritization tool • A version of the Eclipse* 3.1.1 Integrated Development Environment with C/C++ Development Tools 3.0.1 for the Intel C++ Compiler, and associated components • The product documentation, version 9.1 o The documentation index is provided for easy access of all the documents. It is located at <install-dir>/doc/Doc_Index.htm Eclipse* Integrated Development Environment (IA-32 and Intel® Itanium®- based Systems Only) The Intel® C++ Compiler for Linux includes compiler integration with Eclipse* and the C/C++ Development Tools* (CDT). This functionality is an optional part of the compiler installation. Eclipse is an open source software development project dedicated to providing a robust, full- featured, commercial-quality, industry platform for the development of highly integrated tools. It is an extensible, open source Integrated Development Environment (IDE). The CDT (C/C++ Development Tools) project is dedicated to providing a fully functional C/C++ IDE for the Eclipse platform. CDT is layered on Eclipse, and provides a C/C++ development environment perspective. The Intel C++ Compiler integration with the Eclipse/CDT IDE lets you develop, build, and run your Intel C/C++ projects in a visual, interactive environment. See Also • http://www.eclipse.org/ for further information about Eclipse • http://www.eclipse.org/cdt/ for further information about CDT What's New in Version 9.1 The following section discusses new features and changes in the Intel C++ Compiler version 9.1 and updates to 9.1. Please see the separate release notes for the Intel Debugger. New and Changed Command Line Options The following is a listing of command line options that are new or have changed since the initial version 9.0 release. Please refer to the compiler documentation for more information on these options. -axT Directs the compiler to generate processor-specific code optimized for the Intel processor code named "Merom" (and compatible Intel processors) as well as generic IA-32 code (IA-32 and Intel EM64T only, default: off) -dD Same as -dM, but outputs #define directives in preprocessed source. (Default: off) -dM Outputs macro definitions in effect after preprocessing. (Default: off) -dN Same as -dD, but #define directives contain only macro names. (Default: off) -early-template-check Checks semantics of function template prototypes before instantiation (Default: off) -fargument-alias Same as -alias-args (Default: on) -finline-limit=n Lets you specify the maximum size of a function to be inlined. (Default: off) -f[no-]non-lvalue-assign Allows or disallows casts and conditional expressions to be used as lvalues. (Default: -fnon-lvalue-assign) -[no-]ftz Enables or disables the flushing to zero of floating point calculations that would underflow into the denormal range. The behavior of this option has changed for version 9.1 - please see the note below for more details. -fvisibility-inlines-hidden Causes inline member functions to be marked as hidden. (Default: off) -inline-factor=<n> Specifies the percentage multiplier that should be applied to all inlining options that define upper limits. (Default: off) -inline-forceinline Specifies that an inline routine should be inlined whenever the compiler can do so. (Default: off) -inline-max-per-compile=<n> Specifies the maximum number of times inlining may be applied to an entire compilation unit. (Default: off) -inline-max-per-routine=<n> Specifies the maximum number of times the inliner may inline into a particular routine. (Default: off) -inline-max-size=<n> Specifies the lower limit for the size of what the inliner considers to be a large routine. (Default: off) -inline-max-total-size=<n> Specifies how much larger a routine can normally grow when inline expansion is performed. (Default: off) -inline-min-size=<n> Specifies the upper limit for the size of what the inliner considers to be a small routine. (Default: off) -iquote <dir> Adds a directory to the front of the include file search path for files included with quotes, but not brackets. (Default: off) -isystem <dir> Specifies a directory to add to the start of the system include path. (Default: off) -mcmodel=mem_model Tells the compiler to use a specific memory model to generate code and store data. (Intel® EM64T only, default: -mcmodel=small) -mtune itanium2-p9000 Optimizes for Dual-Core Intel® Itanium® 2 Processor 9000 Sequence processors. (Default: off) -opt-mem-bandwidth<n> Enables or disables performance tuning and heuristics that control memory bandwidth use among processors. (Itanium-only, default 0 for serial compilations, 1 for parallel compilations) -xT Directs the compiler to generate specialized and optimized processor-specific code for the Intel processor code named "Merom" and compatible Intel processors. Use of -xP and -axP Code Generation Switches The -xP and -axP switches specify generation of specialized code for Intel processors supporting the Streaming SIMD Extensions 3 (SSE3), including the Intel® Core™ processors. Change in Behavior for -ftz and new -no-ftz When a floating point calculation results in a value too small to be represented as a full- precision normalized value, the default behavior is for a reduced-precision denormalized value to be stored. However, subsequent calculations using denormal values can suffer significantly reduced performance. The -ftz compiler option, available in previous versions of the compiler, specifies that such values should be converted (flushed) to zero, improving performance. However, the option was not consistently implemented: • On Itanium-based systems, -ftz allowed the processor to flush values to zero, improving performance • On IA-32 and Intel EM64T-based systems when SSE instructions were used for an operation, -ftz allowed the processor to flush values to zero, improving performance. This was the default behavior. • On IA-32 and Intel EM64T-based systems when X87 instructions were used for an operation, -ftz was ignored, with the effect that computations done in X87 instructions could yield different results from those done in SSE instructions On Intel Itanium-based systems only, -ftz is implicitly in effect if -O3 is specified. As of version 9.1, -ftz is supported on all processor types and for both SSE and X87 instructions leading to consistent computations. However, there is a significant performance degradation when -ftz is explicitly specified and X87 instructions are used for computations on IA-32 and Intel EM64T-based systems. This option should be used only when consistency for computations that underflow is more important than performance. If you do not want denormals flushed to zero on Intel Itanium
Load more

Recommended publications
  • AMD Athlon™ Processor X86 Code Optimization Guide
    AMD AthlonTM Processor x86 Code Optimization Guide © 2000 Advanced Micro Devices, Inc. All rights reserved. The contents of this document are provided in connection with Advanced Micro Devices, Inc. (“AMD”) products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD’s Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right. AMD’s products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other applica- tion in which the failure of AMD’s product could create a situation where per- sonal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice. Trademarks AMD, the AMD logo, AMD Athlon, K6, 3DNow!, and combinations thereof, AMD-751, K86, and Super7 are trademarks, and AMD-K6 is a registered trademark of Advanced Micro Devices, Inc. Microsoft, Windows, and Windows NT are registered trademarks of Microsoft Corporation.
    [Show full text]
  • Intel® IA-64 Architecture Software Developer's Manual
    Intel® IA-64 Architecture Software Developer’s Manual Volume 1: IA-64 Application Architecture Revision 1.1 July 2000 Document Number: 245317-002 THIS DOCUMENT IS PROVIDED “AS IS” WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE. Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Intel® IA-64 processors may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800- 548-4725, or by visiting Intel’s website at http://developer.intel.com/design/litcentr.
    [Show full text]
  • Inside Intel® Core™ Microarchitecture Setting New Standards for Energy-Efficient Performance
    White Paper Inside Intel® Core™ Microarchitecture Setting New Standards for Energy-Efficient Performance Ofri Wechsler Intel Fellow, Mobility Group Director, Mobility Microprocessor Architecture Intel Corporation White Paper Inside Intel®Core™ Microarchitecture Introduction Introduction 2 The Intel® Core™ microarchitecture is a new foundation for Intel®Core™ Microarchitecture Design Goals 3 Intel® architecture-based desktop, mobile, and mainstream server multi-core processors. This state-of-the-art multi-core optimized Delivering Energy-Efficient Performance 4 and power-efficient microarchitecture is designed to deliver Intel®Core™ Microarchitecture Innovations 5 increased performance and performance-per-watt—thus increasing Intel® Wide Dynamic Execution 6 overall energy efficiency. This new microarchitecture extends the energy efficient philosophy first delivered in Intel's mobile Intel® Intelligent Power Capability 8 microarchitecture found in the Intel® Pentium® M processor, and Intel® Advanced Smart Cache 8 greatly enhances it with many new and leading edge microar- Intel® Smart Memory Access 9 chitectural innovations as well as existing Intel NetBurst® microarchitecture features. What’s more, it incorporates many Intel® Advanced Digital Media Boost 10 new and significant innovations designed to optimize the Intel®Core™ Microarchitecture and Software 11 power, performance, and scalability of multi-core processors. Summary 12 The Intel Core microarchitecture shows Intel’s continued Learn More 12 innovation by delivering both greater energy efficiency Author Biographies 12 and compute capability required for the new workloads and usage models now making their way across computing. With its higher performance and low power, the new Intel Core microarchitecture will be the basis for many new solutions and form factors. In the home, these include higher performing, ultra-quiet, sleek and low-power computer designs, and new advances in more sophisticated, user-friendly entertainment systems.
    [Show full text]
  • Oracle RDBMS on AIX, HP-UX, Solaris, Tru64
    QUICK REFERENCE (Color Coding) ---------------------------------------------------- Jump to: AIX HP Sun Tru64 Linux PURPOSE -------------- This bulletin is produced to provide a central source for all the primary installation settings for the various mainstream unix platforms, e.g. IBM AIX, HP-UX, Sun Solaris, Tru64, and Linux. Careful comparison of the Installation Guide and the applicable release note for an OS/Oracle version has been done to ensure that this bulletin provides the most complete source of data in hopes that it will save time for each researching analyst. NOTE: Pre-compilers requirements are no longer addressed in this note, for a single source note that addresses Pre-compiler/Compiler requirements, please refer to: <Note: 43208.1> Certified Compilers SCOPE & APPLICATION ------------------------------------- This focus of this bulletin is on assisting the Oracle Unix installation community in resolving installation issues of the RDBMS. This bulletin places in one document all the pertinent information related to installations that has been extracted from three different documents (Installation Guides, Release Notes, and SRNs) A script to verify that the system has been configured correctly according to the Installation Guide can be found on Metalink <Note: 189256.1> "UNIX: Script to Verify Installation Requirements for Oracle 9.x version of RDBMS" Corrections and updates are REQUESTED and EXPECTED (in the form of REMARKS or Metalink "Feedback" button) to ensure the accuracy and up-to-date status of this bulletin. Oracle
    [Show full text]
  • SCO Authentication Installation and Configuration Guide
    SCO Authentication Installation and Configuration Guide SCO Authentication Installation and Configuration Guide July 18, 2003 COPYRIGHT (c) Copyright 2003 The SCO Group All Rights Reserved. SCO documents (“SCO Documents”) are protected by the copyright laws of the United States and International Treaties. Permission to copy, view and print SCO documents is authorized provided that: It is used for non-commercial and informational purposes. It is not modified. The above copyright notice and this permission notice is contained in each SCO Document. Notwithstanding the above, nothing contained herein shall be construed as conferring any right or license under any copyright of SCO. RESTRICTED RIGHTS LEGEND When licensed to a U.S., State, or Local Government, all Software produced by SCO is commercial computer software as defined in FAR 12.212, and has been developed exclusively at private expense. All technical data, or Caldera commercial computer software/documentation is subject to the provisions of FAR 12.211 - “Technical Data”, and FAR 12.212 - “Computer Software” respectively, or clauses providing SCO equivalent protections in DFARS or other agency specific regulations. Manufacturer: SCO Operations Inc., 355 South 520 West Suite #100, Lindon, Utah 84042. DISCLAIMER THE SCO DOCUMENTS ARE PROVIDED “AS IS” AND MAY INCLUDE TECHNICAL INACCURACIES OR TYPOGRAPHICAL ERRORS. CALDERA INTERNATIONAL, INC. RESERVES THE RIGHT TO ADD, DELETE, CHANGE OR MODIFY THE SCO DOCUMENTS AT ANY TIME WITHOUT NOTICE. THE DOC- UMENTS ARE FOR INFORMATION ONLY. SCO MAKES NO EXPRESS OR IMPLIED REPRESENTA- TIONS OR WARRANTIES OF ANY KIND. TRADEMARKS SCO, the SCO logo, SCO Volution, OpenLinux, SCO OpenServer, AND Skunkware, are trademarks or registered trademarks of Caldera International, Inc.
    [Show full text]
  • Intel® Inspector 2017 Release Notes for Linux* OS
    Intel® Inspector 2017 Release Notes for Linux* OS Installation Guide and Release Notes 4 September 2017 Contents: Introduction What's New System Requirements Installation Notes Issues and Limitations Attributions Disclaimer and Legal Information 1 Introduction Intel® Inspector 2017 helps developers identify and resolve memory and threading correctness issues in their C, C++ and Fortran programs. Intel Inspector is a static and dynamic error checking tool for developing multithreaded applications on Windows* or Linux* operating systems. Intel Inspector maximizes code quality and reliability by quickly detecting memory, threading, and source code security errors during the development cycle. You can also use the Intel Inspector to visualize and manage Static Analysis results created by Intel® compilers in various suite products. Intel Inspector is an easy, comprehensive solution that delivers rapid results in isolating memory and multithreading errors. Intel Inspector has a standalone graphical user interface (GUI) as well as a command line interface (CLI). This document provides system requirements, installation instructions, issues and limitations, and legal information. Use the Getting Started tutorial and reference documentation to learn more about the Intel Inspector. For documentation, open the get_started.htm file in the following directory: /opt/intel/inspector_2017/documentation/en/welcomepage. You can access the product help in a web browser by opening the index.htm in the documentation help directory. 1 Intel® Inspector 2017 Release Notes If you did not register this product during installation, do so at the Intel® Software Development Products Registration Center (https://registrationcenter.intel.com/). Registration entitles you to free technical support, product updates and upgrades for the duration of the support term.
    [Show full text]
  • Data Sampling on MDS-Resistant 10Th Generation Intel Core (Ice Lake) 1
    Data Sampling on MDS-resistant 10th Generation Intel Core (Ice Lake) Daniel Moghimi Worcester Polytechnic Institute, Worcester, MA, USA Abstract the store buffer. MSBDS has been shown in attacks on the kernel space as well as on SGX [1]. In addition to the leakage Microarchitectural Data Sampling (MDS) is a set of hardware component, MSBDS can also be turned around easily to tran- vulnerabilities in Intel CPUs that allows an attacker to leak siently inject values into a victim, an attack technique known bytes of data from memory loads and stores across various as Load Value Injection (LVI) [14]. security boundaries. On affected CPUs, some of these vulner- abilities were patched via microcode updates. Additionally, To mitigate these vulnerabilities, Intel released software Intel announced that the newest microarchitectures, namely workarounds and microcode updates for affected CPUs [4]. Cascade Lake and Ice Lake, were not affected by MDS. While One of the most recent microarchitectures, Ice Lake, is re- Cascade Lake turned out to be vulnerable to the ZombieLoad ported to be unaffected by MDS attacks [6,8]. Intel has also v2 MDS attack (also known as TAA), Ice Lake was not af- explicitly listed Ice Lake processors as not being vulnera- fected by this attack. ble to LVI-SB [14], which exploits MSBDS for Load Value Injection [7]. In this technical report, we show a variant of MSBDS (CVE- 2018-12126), an MDS attack, also known as Fallout, that To better analyze the MDS vulnerabilities, and potentially works on Ice Lake CPUs. This variant was automatically find new variants, Moghimi et al.
    [Show full text]
  • 8Th Generation Intel® Core™ Processors Product Brief
    PRODUCT BRIEF 8TH GENERATION INTEL® CORE™ PROCESSORS Mobile U-Series: Peak Performance on the Go The new 8th generation Intel® Core™ Processor U-series—for sleek notebooks and 2 in 1s elevates your computing experience with an astounding 40 percent leap in productivity performance over 7th Gen PCs,1 brilliant 4K Ultra HD entertainment, and easier, more convenient ways to interact with your PC. With 10 hour battery life2 and robust I/O support, Intel’s first quad-core U-series processors enable portable, powerhouse thin and light PCs, so you can accomplish more on the go. Extraordinary Performance and Responsiveness With Intel’s latest power-efficient microarchitecture, advanced process technology, and silicon optimizations, the 8th generation Intel Core processor (U-series) is Intel’s fastest 15W processor3 with up to 40 percent greater productivity than 7th Gen processors and 2X more productivity vs. comparable 5-year-old processors.4 • Get fast and responsive web browsing with Intel® Speed Shift Technology. • Intel® Turbo Boost Technology 2.0 lets you work more productively by dynamically controlling power and speed—across cores and graphics— boosting performance precisely when it is needed, while saving energy when it counts. • With up to four cores, 8th generation Intel Core Processor U-series with Intel® Hyper-Threading Technology (Intel® HT Technology) supports up to eight threads, making every day content creation a compelling experience on 2 in 1s and ultra-thin clamshells. • For those on the go, PCs enabled with Microsoft Windows* Modern Standby wake instantly at the push of a button, so you don’t have to wait for your system to start up.
    [Show full text]
  • Linux Standard Base and Debian
    Linux Standard Base and Debian Matt Taggart <[email protected]> debconf2 July 7, 2002 Matt Taggart 06/08/2004 Standards ● 'Standards are great! There are so many to choose from.' ● Show of hands: How many have looked at the LSB? Matt Taggart 06/08/2004 Disclaimer ● Brief introduction targeted at a Debian audience ● Not enough time to cover in depth ● Time for questions, ask as we go Matt Taggart 06/08/2004 Overview ● Standards, Who needs 'em? ● LSB background ● Debian Involvement ● lsb-futures ● questions Matt Taggart 06/08/2004 Standards ● Why should Free Software Developers care? – Limited interest from Debian so far – Most assume it doesn't affect them – Early mistakes upset most Debian people – Free Standards are actually just as important to Debian than other distributions(if not more) Matt Taggart 06/08/2004 The Rest of the World ● Linux has a minority of OS users ● Debian has a minority of Linux users ● We can't abandon the majority of computer users ● We need to be stay in tune with the world around us and do what we can to provide an alternative ● Similar compromise to non-free, LGPL, and GPL not restricting usage on a propriatary system Matt Taggart 06/08/2004 Friend or Foe? ● With commercialization we're starting to see, – traditional propriatary software companies embrace free software – traditional free software companies embrace propriatary software – letter of the law, not spirit – grey areas – "enterprise" editions of software – United Linux - unclear Matt Taggart 06/08/2004 Positive Benefits ● Commercialization not all
    [Show full text]
  • SIMD Extensions
    SIMD Extensions PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 12 May 2012 17:14:46 UTC Contents Articles SIMD 1 MMX (instruction set) 6 3DNow! 8 Streaming SIMD Extensions 12 SSE2 16 SSE3 18 SSSE3 20 SSE4 22 SSE5 26 Advanced Vector Extensions 28 CVT16 instruction set 31 XOP instruction set 31 References Article Sources and Contributors 33 Image Sources, Licenses and Contributors 34 Article Licenses License 35 SIMD 1 SIMD Single instruction Multiple instruction Single data SISD MISD Multiple data SIMD MIMD Single instruction, multiple data (SIMD), is a class of parallel computers in Flynn's taxonomy. It describes computers with multiple processing elements that perform the same operation on multiple data simultaneously. Thus, such machines exploit data level parallelism. History The first use of SIMD instructions was in vector supercomputers of the early 1970s such as the CDC Star-100 and the Texas Instruments ASC, which could operate on a vector of data with a single instruction. Vector processing was especially popularized by Cray in the 1970s and 1980s. Vector-processing architectures are now considered separate from SIMD machines, based on the fact that vector machines processed the vectors one word at a time through pipelined processors (though still based on a single instruction), whereas modern SIMD machines process all elements of the vector simultaneously.[1] The first era of modern SIMD machines was characterized by massively parallel processing-style supercomputers such as the Thinking Machines CM-1 and CM-2. These machines had many limited-functionality processors that would work in parallel.
    [Show full text]
  • Intel® Processor Graphics: Architecture & Programming
    Intel® Processor Graphics: Architecture & Programming Jason Ross – Principal Engineer, GPU Architect Ken Lueh – Sr. Principal Engineer, Compiler Architect Subramaniam Maiyuran – Sr. Principal Engineer, GPU Architect Agenda 1. Introduction (Jason) 2. Compute Architecture Evolution (Jason) 3. Chip Level Architecture (Jason) Subslices, slices, products 4. Gen Compute Architecture (Maiyuran) Execution units 5. Instruction Set Architecture (Ken) 6. Memory Sharing Architecture (Jason) 7. Mapping Programming Models to Architecture (Jason) 8. Summary 2 Compute Applications * “The Intel® Iris™ Pro graphics and the Intel® Core™ i7 processor are … allowing me to do all of this while the graphics and video * never stopping” Dave Helmly, Solution Consulting Pro Video/Audio, Adobe Adobe Premiere Pro demonstration: http://www.youtube.com/watch?v=u0J57J6Hppg “We are very pleased that Intel is fully supporting OpenCL. DirectX11.2 We think there is a bright future for this technology.” Michael Compute Shader Bryant, Director of Marketing, Sony Creative Software Vegas* Software Family by Sony* * Optimized with OpenCL and Intel® Processor Graphics http://www.youtube.com/watch?v=_KHVOCwTdno * “Implementing [OpenCL] in our award-winning video editor, * PowerDirector, has created tremendous value for our customers by enabling big gains in video processing speed and, consequently, a significant reduction in total video editing time.” Louis Chen, Assistant Vice President, CyberLink Corp. * "Capture One Pro introduces …optimizations for Haswell, enabling remarkably
    [Show full text]
  • Nessus 8.3 User Guide
    Nessus 8.3.x User Guide Last Updated: September 24, 2021 Table of Contents Welcome to Nessus 8.3.x 12 Get Started with Nessus 15 Navigate Nessus 16 System Requirements 17 Hardware Requirements 18 Software Requirements 22 Customize SELinux Enforcing Mode Policies 25 Licensing Requirements 26 Deployment Considerations 27 Host-Based Firewalls 28 IPv6 Support 29 Virtual Machines 30 Antivirus Software 31 Security Warnings 32 Certificates and Certificate Authorities 33 Custom SSL Server Certificates 35 Create a New Server Certificate and CA Certificate 37 Upload a Custom Server Certificate and CA Certificate 39 Trust a Custom CA 41 Create SSL Client Certificates for Login 43 Nessus Manager Certificates and Nessus Agent 46 Install Nessus 48 Copyright © 2021 Tenable, Inc. All rights reserved. Tenable, Tenable.io, Tenable Network Security, Nessus, SecurityCenter, SecurityCenter Continuous View and Log Correlation Engine are registered trade- marks of Tenable,Inc. Tenable.sc, Tenable.ot, Lumin, Indegy, Assure, and The Cyber Exposure Company are trademarks of Tenable, Inc. All other products or services are trademarks of their respective Download Nessus 49 Install Nessus 51 Install Nessus on Linux 52 Install Nessus on Windows 54 Install Nessus on Mac OS X 56 Install Nessus Agents 58 Retrieve the Linking Key 59 Install a Nessus Agent on Linux 60 Install a Nessus Agent on Windows 64 Install a Nessus Agent on Mac OS X 70 Upgrade Nessus and Nessus Agents 74 Upgrade Nessus 75 Upgrade from Evaluation 76 Upgrade Nessus on Linux 77 Upgrade Nessus on Windows 78 Upgrade Nessus on Mac OS X 79 Upgrade a Nessus Agent 80 Configure Nessus 86 Install Nessus Home, Professional, or Manager 87 Link to Tenable.io 88 Link to Industrial Security 89 Link to Nessus Manager 90 Managed by Tenable.sc 92 Manage Activation Code 93 Copyright © 2021 Tenable, Inc.
    [Show full text]