AMD X86-64 Architecture Programmer's Manual, Volume 3

Total Page:16

File Type:pdf, Size:1020Kb

AMD X86-64 Architecture Programmer's Manual, Volume 3 AMD 64-Bit Technology AMD x86-64 Architecture Programmer’s Manual Volume 3: General-Purpose and System Instructions Publication No. Revision Date 24594 3.02 August 2002 © 2002 Advanced Micro Devices, Inc. All rights reserved. The contents of this document are provided in connection with Advanced Micro Devices, Inc. (“AMD”) products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD’s Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular pur- pose, or infringement of any intellectual property right. AMD’s products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD’s product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice. Trademarks AMD, the AMD arrow logo, AMD Athlon, AMD Duron, and combinations thereof, and 3DNow! are trademarks, and Am486, Am5x86, and AMD-K6 are registered trademarks of Advanced Micro Devices, Inc. MMX is a trademark and Pentium is a registered trademark of Intel Corporation. Windows NT is a registered trademark of Microsoft Corp. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies. 24594 Rev. 3.02 August 2002 AMD 64-Bit Technology Contents Figures ix Tables xi Preface xiii About This Book . .xiii Audience . .xiii Organization . .xiii Definitions. .xiv Related Documents . xxv 1 Instruction Formats 1 1.1 Instruction Byte Order . 1 1.2 Instruction Prefixes. 3 Summary of Legacy Prefixes . 3 Operand-Size Override Prefix . 5 Address-Size Override Prefix . 6 Segment-Override Prefixes . 9 Lock Prefix . 10 Repeat Prefixes . 10 REX Prefixes . 14 1.3 Opcode . 20 1.4 ModRM and SIB Bytes . 20 1.5 Displacement Bytes. 22 1.6 Immediate Bytes . 23 1.7 RIP-Relative Addressing . 23 Encoding. 24 REX Prefix and RIP-Relative Addressing. 24 Address-Size Prefix and RIP-Relative Addressing. 25 2 Instruction Overview 27 2.1 Instruction Subsets . 27 2.2 Reference-Page Format . 28 2.3 Summary of Registers and Data Types . 30 General-Purpose Instructions. 30 System Instructions. 33 128-Bit Media Instructions . 35 64-Bit Media Instructions . 38 x87 Floating-Point Instructions . 40 2.4 Summary of Exceptions . 41 2.5 Notation . 43 Mnemonic Syntax . 43 Opcode Syntax . 46 Pseudocode Definitions . 48 Contents iii AMD 64-Bit Technology 24594 Rev. 3.02 August 2002 3 General-Purpose Instruction Reference 59 AAA . 61 AAD . 62 AAM . 63 AAS . 64 ADC. 65 ADD . 67 AND . 69 BOUND . 72 BSF . 74 BSR . 76 BSWAP . 78 BT . 79 BTC . 81 BTR . 83 BTS . 85 CALL (Near). 87 CALL (Far) . 89 CBW, CWDE, CDQE . 96 CWD, CDQ, CQO . 97 CLC . 98 CLD . 99 CLFLUSH. 100 CMC . 102 CMOVcc . 103 CMP . 107 CMPSx . 110 CMPXCHG . 113 CMPXCHG8B. 115 CPUID. 117 DAA. 131 DAS . 132 DEC. 133 DIV . 135 ENTER . 137 IDIV . 139 IMUL. 141 IN. 144 INC . 146 INSx . 148 INT . 151 INTO . 159 Jcc . 160 JCXZ . 164 JMP (Near). ..
Recommended publications
  • Thermal Interface Material Comparison: Thermal Pads Vs
    Thermal Interface Material Comparison: Thermal Pads vs. Thermal Grease Publication # 26951 Revision: 3.00 Issue Date: April 2004 © 2004 Advanced Micro Devices, Inc. All rights reserved. The contents of this document are provided in connection with Advanced Micro Devices, Inc. (“AMD”) products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel, or otherwise, to any intellectual property rights are granted by this publication. Except as set forth in AMD’s Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right. AMD’s products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD’s product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice. Trademarks AMD, the AMD Arrow logo, AMD Athlon, AMD Duron, AMD Opteron and combinations thereof, are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.
    [Show full text]
  • 2021 User Guide
    i Pro Fortran Linux Absoft Pro Fortran User Guide Absoft Fortran Linux Fortran User Guide 5119 Highland Road, PMB 398 Waterford, MI 48327 U.S.A. Tel (248) 220-1190 Fax (248) 220-1194 [email protected] All rights reserved. No part of this publication may be reproduced or used in any form by any means, without the prior written permission of Absoft Corporation. THE INFORMATION CONTAINED IN THIS PUBLICATION IS BELIEVED TO BE ACCURATE AND RELIABLE. HOWEVER, ABSOFT CORPORATION MAKES NO REPRESENTATION OF WARRANTIES WITH RESPECT TO THE PROGRAM MATERIAL DESCRIBED HEREIN AND SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. FURTHER, ABSOFT RESERVES THE RIGHT TO REVISE THE PROGRAM MATERIAL AND MAKE CHANGES THEREIN FROM TIME TO TIME WITHOUT OBLIGATION TO NOTIFY THE PURCHASER OF THE REVISION OR CHANGES. IN NO EVENT SHALL ABSOFT BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL OR CONSEQUENTIAL DAMAGES ARISING OUT OF THE PURCHASER'S USE OF THE PROGRAM MATERIAL. U.S. GOVERNMENT RESTRICTED RIGHTS — The software and documentation are provided with RESTRICTED RIGHTS. Use, duplication, or disclosure by the Government is subject to restrictions set forth in subparagraph (c) (1) (ii) of the Rights in Technical Data and Computer Software clause at 252.227-7013. The contractor is Absoft Corporation, 2111 Cass Lake Rd. Ste 102, Keego Harbor, Michigan 48320. ABSOFT CORPORATION AND ITS LICENSOR(S) MAKE NO WARRANTIES, EXPRESS OR IMPLIED, INCLUDING WITHOUT LIMITATION THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, REGARDING THE SOFTWARE. ABSOFT AND ITS LICENSOR(S) DO NOT WARRANT, GUARANTEE OR MAKE ANY REPRESENTATIONS REGARDING THE USE OR THE RESULTS OF THE USE OF THE SOFTWARE IN TERMS OF ITS CORRECTNESS, ACCURACY, RELIABILITY, CURRENTNESS, OR OTHERWISE.
    [Show full text]
  • AMD-K5TM Processor
    AMD-K5TM Processor Data Sheet Publication # 18522 Rev: F Amendment/0 Issue Date: January 1997 This document contains information on a product under development at AMD. The information is intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice. © 1997 Advanced Micro Devices, Inc. All Rights Reserved. Advanced Micro Devices, Inc. ("AMD") reserves the right to make changes in its products without notice in order to improve design or performance charac- teristics. The information in this publication is believed to be accurate at the time of publication, but AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication or the information contained herein, and reserves the right to make changes at any time, without notice. AMD disclaims responsibility for any consequences resulting from the use of the information included in this publication. This publication neither states nor implies any representations or warranties of any kind, including but not limited to, any implied warranty of merchantability or fitness for a particular purpose. AMD products are not authorized for use as critical components in life support devices or systems without AMD’s written approval. AMD assumes no liability whatsoever for claims associated with the sale or use (including the use of engineering samples) of AMD products except as provided in AMD’s Terms and Conditions of Sale for such product. Trademarks: AMD, the AMD logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Am486 is a registered trademark, and AMD-K5 is a trademark of Advanced Micro Devices, Inc.
    [Show full text]
  • User's Manual User's Manual
    User’s Manual (English Edition) Intel Pentium 4 Socket 478 CPU AMD Athlon/ Duron/Athlon XP Socket 462 CPU AMD Athlon 64 Socket 754 CPU ZM-WB2 Gold * Please read before installation http://www.zalman.co.kr http://www.zalmanusa.com 1. Features 1) Gold plated pure copper base maximizes cooling performance and prevents CPU blocks from galvanic corrosion 2) Intel Pentium 4 (Socket 478), AMD Athlon/Duron/Athlon XP (Socket 462),Athlon 64 (Socket 754) compatible design for broad compatibility. 3) Three types of compression fitting are offered for use with water tubes (8X10mm,8X11mm,10X13mm) * Zalman Tech. Co., Ltd. is not responsible for any damage resulting from CPU OVERCLOCKING. 2. Specifications Part No Part name Q’ ty Weight (g) Use 1 CPU block 1 447.0 CPU mountimg 2 Hand screw 2 8.0 Clip mountimg 3 Thermal grease 1 1.8 Apply to cpu core 4 Clip 1 9.6 CPU block mountimg 5 User’s manual 1 6 Clip supports 2 8.2 Socket 478 7 Clip supports A 2 5.0 Socket 462 8 Clip supports B 2 5.0 Socket 462 9 Bolts 4 0.8 Clip supports, A, B-type 10 Paper washer 1 set 7, 8 mountimg 11 Nipple 2 6.2 Socket 754 mountimg 12 Back plate 60.0 Socket 754 mountimg Fitting to 13 Fitting 3 set 8 x 10mm, 8 x 11mm, 10 x 13mm tubes NOTE 1) The maximum weight for the cooler is specified as 450g/450g/300g for socket 478/754/462 respectively. Special care should be taken when moving a computer equipped with a cooler which exceeds the relevant weight limit.
    [Show full text]
  • System Management BIOS (SMBIOS) Reference 6 Specification
    1 2 Document Number: DSP0134 3 Date: 2011-01-26 4 Version: 2.7.1 5 System Management BIOS (SMBIOS) Reference 6 Specification 7 Document Type: Specification 8 Document Status: DMTF Standard 9 Document Language: en-US 10 System Management BIOS (SMBIOS) Reference Specification DSP0134 11 Copyright Notice 12 Copyright © 2000, 2002, 2004–2011 Distributed Management Task Force, Inc. (DMTF). All rights 13 reserved. 14 DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems 15 management and interoperability. Members and non-members may reproduce DMTF specifications and 16 documents, provided that correct attribution is given. As DMTF specifications may be revised from time to 17 time, the particular version and release date should always be noted. 18 Implementation of certain elements of this standard or proposed standard may be subject to third party 19 patent rights, including provisional patent rights (herein "patent rights"). DMTF makes no representations 20 to users of the standard as to the existence of such rights, and is not responsible to recognize, disclose, 21 or identify any or all such third party patent right, owners or claimants, nor for any incomplete or 22 inaccurate identification or disclosure of such rights, owners or claimants. DMTF shall have no liability to 23 any party, in any manner or circumstance, under any legal theory whatsoever, for failure to recognize, 24 disclose, or identify any such third party patent rights, or for such party’s reliance on the standard or 25 incorporation
    [Show full text]
  • Élan™SC520 Microcontroller Data Sheet PRELIMINARY
    PRELIMINARY Élan™SC520 Microcontroller Integrated 32-Bit Microcontroller with PC/AT-Compatible Peripherals, PCI Host Bridge, and Synchronous DRAM Controller DISTINCTIVE CHARACTERISTICS ■ ■ Industry-standard Am5x86® CPU with floating ROM/Flash controller for 8-, 16-, and 32-bit devices point unit (FPU) and 16-Kbyte write-back cache ■ Enhanced PC/AT-compatible peripherals – 100-MHz and 133-MHz operating frequencies provide improved performance – Low-voltage operation (core VCC = 2.5 V) – Enhanced programmable interrupt controller – 5-V tolerant I/O (3.3-V output levels) (PIC) prioritizes 22 interrupt levels (up to 15 external sources) with flexible routing ■ E86™ family of x86 embedded processors – Enhanced DMA controller includes double buffer – Part of a software-compatible family of chaining, extended address and transfer counts, microprocessors and microcontrollers well and flexible channel routing supported by a wide variety of development tools ■ – Two 16550-compatible UARTs operate at baud Integrated PCI host bridge controller leverages rates up to 1.15 Mbit/s with optional DMA interface standard peripherals and software ■ Standard PC/AT-compatible peripherals – 33 MHz, 32-bit PCI bus Revision 2.2-compliant – Programmable interval timer (PIT) – High-throughput 132-Mbyte/s peak transfer – Real-time clock (RTC) with battery backup – Supports up to five external PCI masters capability and 114 bytes of RAM – Integrated write-posting and read-buffering for ■ Additional integrated peripherals high-throughput applications – Three general-purpose
    [Show full text]
  • 32-Bit Broch/4.0-8/23 (Page 3)
    E86™ FAMILY 32-Bit Microprocessors www.amd.com 3 Leverage the billions of dollars spent annually developing hardware and software for the world's dominant processor architecture—x86 SECTION I • Assured, flexible, and x86 compatible migration path from 16-bit to full 32-bit bus design HIGH PERFORMANCE x86 EMBEDDED PROCESSORS • Industry standard x86 architecture The E86™ family of 32-bit microprocessors and microcontrollers represent the highest level of x86 performance that AMD currently offers for the embedded provides largest knowledge base market. This 32-bit family of devices includes the Am386®, Am486®, AMD-K6™E of designers microprocessors as well as the Élan™ family of integrated microcontrollers. Since all E86 family processors are x86 compatible, a software compatible • Enhanced performance and lower upgrade path for your next generation design is assured. And since the E86 family is based on the world’s dominant processor architecture - x86 - system costs embedded designers are also able to leverage the billions of dollars spent annually developing hardware and software for the PC market. Low cost • High level of integration that development tools, readily available chipsets and peripherals, and pre-written software are all benefits of utilizing the x86 architecture in your designs. reduces time-to-market and increases reliability HIGH PERFORMANCE 32-BIT MICROPROCESSOR PORTFOLIO Many customers require the leading edge performance of PC microproces- • A complete third-party support program sors, while still desiring the level of support that is typically associated with from AMD’s FusionE86sm partners. embedded processors. AMD’s Embedded Processor Division is chartered to provide these industry-proven CPU cores with the long-term product support, development tool infrastructure, and technical support that embedded cus- tomers have come to expect.
    [Show full text]
  • Communication Theory II
    Microprocessor (COM 9323) Lecture 2: Review on Intel Family Ahmed Elnakib, PhD Assistant Professor, Mansoura University, Egypt Feb 17th, 2016 1 Text Book/References Textbook: 1. The Intel Microprocessors, Architecture, Programming and Interfacing, 8th edition, Barry B. Brey, Prentice Hall, 2009 2. Assembly Language for x86 processors, 6th edition, K. R. Irvine, Prentice Hall, 2011 References: 1. Computer Architecture: A Quantitative Approach, 5th edition, J. Hennessy, D. Patterson, Elsevier, 2012. 2. The 80x86 Family, Design, Programming and Interfacing, 3rd edition, Prentice Hall, 2002 3. The 80x86 IBM PC and Compatible Computers, Assembly Language, Design, and Interfacing, 4th edition, M.A. Mazidi and J.G. Mazidi, Prentice Hall, 2003 2 Lecture Objectives 1. Provide an overview of the various 80X86 and Pentium family members 2. Define the contents of the memory system in the personal computer 3. Convert between binary, decimal, and hexadecimal numbers 4. Differentiate and represent numeric and alphabetic information as integers, floating-point, BCD, and ASCII data 5. Understand basic computer terminology (bit, byte, data, real memory system, protected mode memory system, Windows, DOS, I/O) 3 Brief History of the Computers o1946 The first generation of Computer ENIAC (Electrical and Numerical Integrator and Calculator) was started to be used based on the vacuum tube technology, University of Pennsylvania o1970s entire CPU was put in a single chip. (1971 the first microprocessor of Intel 4004 (4-bit data bus and 2300 transistors and 45 instructions) 4 Brief History of the Computers (cont’d) oLate 1970s Intel 8080/85 appeared with 8-bit data bus and 16-bit address bus and used from traffic light controllers to homemade computers (8085: 246 instruction set, RISC*) o1981 First PC was introduced by IBM with Intel 8088 (CISC**: over 20,000 instructions) microprocessor oMotorola emerged with 6800.
    [Show full text]
  • Exploded View Processor Compatibility
    One or more Patents pending This product is intended for expert users. Please consult with a qualified technician for installation. Improper installation may result in damage to your components. Swiftech™ assumes no liability whatsoever, expressed or implied, for the use of these products, nor their installation. The following instructions are subject to change without notice. Please visit our web site at www.swiftnets.com for updates. Figure 1 – Exploded View Processor compatibility Intel® Pentium® 4, D, Celeron Socket 478 Socket 775 Xeon™ (socket 603 and 604) 400 & 533 Mhz FSB 800 Mhz FSB (Nocona) – Hardware sold separately AMD® Athlon XP, MP, Duron, Sempron, socket 462 Athlon 64, Sempron, Socket 754 Opteron, socket 939, 940 Athlon 64, FX, X2, socket AM2 Intel® Xeon “Nocona” 800 Mhz FSB hold-down hardware sold separately Part # AP-NOC Copyright Swiftech 2005 – All rights reserved – Last revision date: 6-12-06 – One or more Patents Pending Rouchon Industries, Inc., dba Swiftech – 1703 E. 28th Street, Signal Hill, CA 90755 – Tel. 562-595-8009 – Fax 562-595-8769 - E Mail: [email protected] – URL: http://www.swiftnets.com - Information subject to change without notice Packing List COMPONENT ID COMPONENT DESCRIPTION QTY USAGE BHSC006C0-007SS 6-32 X 7/16 BUT HD CAP SS 4.00 WATER-BLOCK ASSEMBLY O-RING 3/32 B1000-133 O-RING 3/32 X 1 13/1 1.00 WATER-BLOCK ASSEMBLY APOGEE-H APOGEE WATERBLOCK HOUSING 1.00 WATER-BLOCK ASSEMBLY APOGEE-BRKT APOGEE HOLD-DOWN PLATE 1.00 WATER-BLOCK ASSEMBLY APOGEE-BP APOGEE BASE PLATE 1.00 WATER-BLOCK ASSEMBLY B1000-2.5X50 BUNA-N 70D BLACK O-RING 2.00 FITTINGS PM4S-6BN 1/4" - 1/8 NPSM TO 3/8" ID 2.00 FITTINGS PM4S-8BN 1/4" - 1/8 NPSM TO 1/2 ID 2.00 FITTINGS 22HC04688 15/32" HOSE CLAMP 2.00 FITTINGS 22HC0672B 43/64" PREMIUM HOSE CLAMP 2.00 FITTINGS SPRING6 SPRING FOR MCW6000-775 4.00 COMMON HARDWARE 6-32 HEX CAP 6-32 ACRON NUT 4.00 COMMON HARDWARE 12SWS0444 NYLON SHOULDER WASHER 8.00 COMMON HARDWARE LOCKWASHER6 LOCK WASHER #6 6.00 COMMON HARDWARE FW140X250X0215FB BLK BLACK FIBER WASHER .140X.250X.
    [Show full text]
  • Amd(Amd.Us)18Q1 点评 2018 年 07 月 30 日
    海外公司报告 | 公司动态研究 证券研究报告 AMD(AMD.US)18Q1 点评 2018 年 07 月 30 日 作者 AMD 7 年最佳,10 年翻身,重申买入,TP 上调至 何翩翩 分析师 23 美元 SAC 执业证书编号:S1110516080002 [email protected] 业绩超预期,7 年来最佳盈利季 雷俊成 分析师 SAC 执业证书编号:S1110518060004 AMD 18Q2 实现 7 年来最佳盈利季度,non-GAAP EPS 0.14 美元,营收 17.6 [email protected] 亿美元同比大涨 53%,均超过华尔街预期的 EPS 0.13 美元和营收 17.2 亿美 马赫 分析师 SAC 执业证书编号:S1110518070001 元。计算与图形业务同比大涨 64%至 10.9 亿美元好于市场预期的 10.6 亿, [email protected] 但受 Q2 区块链相关贡献进一步减弱带来该业务环比跌 3%。挖矿业务本季 董可心 联系人 营收占比从上季的 10%降低为 6%,公司进一步看淡下半年需求。EESC 业务 [email protected] 同比涨 37%至 6.7 亿美元,好于预期的 6.61 亿,EPYC 逐步进入放量阶段, 公司维持到年底会实现中单位数份额的预测。Q2 毛利率提升至 37%,Q3 指引营收 17 亿美元,同比增长 7%,略低于市场预期的 17.6 亿,毛利率提 相关报告 升至约 38%;全年指引营收增速保持 25%,我们认为公司指引基于 17Q3 的 1 《AMD(AMD.US)点评:EPYC“从 高基数较为保守,且区块链影响作为一次性业务逐渐消弭也会进一步减少 零到一”终实现,7nm 产品周期全方位 业绩不确定性,我们看好 EPYC 会在下半年至 Q4 迎来关键放量。 回归“传奇”;TP 上调至 22 美元,重 服务器市场 AMD 与 Intel“荣辱互见” 申买入》2018-06-20 2 《AMD(AMD.US)点评:公布 7nm 服务器市场 AMD 与 Intel“荣辱互见”,EPYC 服务器随着 Cisco、HPE 适配 GPU 加入 AI 计算抢滩战,Ryzen+EPYC 以及超级云计算客户的需求能见度提高,Q2 出货量和营收均环比提高超 50%,目前与 AMD 合作的 5 个云计算巨头成主要推动力。我们认为 AMD “双子星”仍是中流砥柱;TP 上调至 将继续通过单插槽服务器高核心数和低功耗打造性价比优势,下半年加速 18 美元,重申买入》2018-06-08 市场渗透蚕食 Intel 份额,进入明年则等待 7nm 的第二代 EPYC 面市,面对 3 《AMD(AMD.US)18Q1 点评:2018 已将 10nm Cannon Lake 量产时点延后至明年的 Intel,AMD 将终于实现制 开门红,业绩指引均超预期,Ryzen 继 程反超,加速量价齐升。“从零到一”抢占 20 亿美元以上的市场份额。 续扎实闪耀,EPYC 仍待升级放量,重 反观 Intel Q2 数据中心业务收入 55.5 亿美元,虽然在整体行业高景气度下 申买入》2018-04-30 同比增长 27%,但仍低于市场预期的 56.3 亿美元。业绩发布会上 Intel 更为 4 《2017 扭亏为盈业绩迎拐点,2018 明确消费级 10nm 产品会到 19 年下半年节日旺季才推向市场,让市场情绪 厚积待薄发,Ryzen+EPYC 继续双星闪 愈加悲观的同时也给了 AMD 足够的时间窗口。 耀,重申买入》2018-02-01 Ryzen 继续攻城略地,进一步打开笔记本市场 5 《AMD(AMD.US)点评:合作英特
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • Die Meilensteine Der Computer-, Elek
    Das Poster der digitalen Evolution – Die Meilensteine der Computer-, Elektronik- und Telekommunikations-Geschichte bis 1977 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 und ... Von den Anfängen bis zu den Geburtswehen des PCs PC-Geburt Evolution einer neuen Industrie Business-Start PC-Etablierungsphase Benutzerfreundlichkeit wird gross geschrieben Durchbruch in der Geschäftswelt Das Zeitalter der Fensterdarstellung Online-Zeitalter Internet-Hype Wireless-Zeitalter Web 2.0/Start Cloud Computing Start des Tablet-Zeitalters AI (CC, Deep- und Machine-Learning), Internet der Dinge (IoT) und Augmented Reality (AR) Zukunftsvisionen Phasen aber A. Bowyer Cloud Wichtig Zählhilfsmittel der Frühzeit Logarithmische Rechenhilfsmittel Einzelanfertigungen von Rechenmaschinen Start der EDV Die 2. Computergeneration setzte ab 1955 auf die revolutionäre Transistor-Technik Der PC kommt Jobs mel- All-in-One- NAS-Konzept OLPC-Projekt: Dass Computer und Bausteine immer kleiner, det sich Konzepte Start der entwickelt Computing für die AI- schneller, billiger und energieoptimierter werden, Hardware Hände und Finger sind die ersten Wichtige "PC-Vorläufer" finden wir mit dem werden Massenpro- den ersten Akzeptanz: ist bekannt. Bei diesen Visionen geht es um die Symbole für die Mengendarstel- schon sehr früh bei Lernsystemen. iMac und inter- duktion des Open Source Unterstüt- möglichen zukünftigen Anwendungen, die mit 3D-Drucker zung und lung. Ägyptische Illustration des Beispiele sind: Berkley Enterprice mit neuem essant: XO-1-Laptops: neuen Technologien und Konzepte ermöglicht Veriton RepRap nicht Ersatz werden.
    [Show full text]