DOCSLIB.ORG

Extreme Ultraviolet Lithography C

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Extreme Ultraviolet Lithography C Extreme ultraviolet lithography C. W. Gwyn, R. Stulen, D. Sweeney, and D. Attwood Citation: Journal of Vacuum Science & Technology B 16, 3142 (1998); doi: 10.1116/1.590453 View online: http://dx.doi.org/10.1116/1.590453 View Table of Contents: http://scitation.aip.org/content/avs/journal/jvstb/16/6?ver=pdfcov Published by the AVS: Science & Technology of Materials, Interfaces, and Processing Articles you may be interested in Characterization of multilayer reflective coatings for extreme ultraviolet lithography AIP Conf. Proc. 521, 108 (2000); 10.1063/1.1291768 Rigorous simulation of mask corner effects in extreme ultraviolet lithography J. Vac. Sci. Technol. B 16, 3449 (1998); 10.1116/1.590476 At-wavelength detection of extreme ultraviolet lithography mask blank defects J. Vac. Sci. Technol. B 16, 3430 (1998); 10.1116/1.590473 At-wavelength interferometry for extreme ultraviolet lithography J. Vac. Sci. Technol. B 15, 2455 (1997); 10.1116/1.589666 Use of attenuated phase masks in extreme ultraviolet lithography J. Vac. Sci. Technol. B 15, 2448 (1997); 10.1116/1.589664 Redistribution subject to AVS license or copyright; see http://scitation.aip.org/termsconditions. Download to IP: 193.0.65.67 On: Sat, 10 Jan 2015 13:09:33 Extreme ultraviolet lithography C. W. Gwyna) EUV LLC, Livermore, California 94551-0960 R. Stulen, D. Sweeney, and D. Attwood VNL, Livermore, California 94551-0960 ~Received 29 May 1998; accepted 16 September 1998! An extreme ultraviolet ~EUV! lithography tool using 13.4 nm radiation is being developed by a consortium of integrated circuit ~IC! manufacturers to support 100 nm imaging for integrated circuit production. The 43, 0.1 NA alpha tool has a .1 mm depth of focus, all reflective optics, a xenon laser plasma source, and robust reflective masks. The technology is expected to support feature scaling down to 30 nm. © 1998 American Vacuum Society. @S0734-211X~98!12006-1# I. INTRODUCTION Equations ~1! and ~2! demonstrate that improvements in resolution achieved by incremental decreases in wavelength Although the first papers proposing the use of extreme and increases in NA result in a decrease in DOF and corre- ultraviolet ~EUV! or soft x-ray radiation ~wavelengths from 2–50 nm! for projection lithography were published in the sponding decrease in the process window. EUVL extends late 1980’s,1–4 extensions of conventional optical lithogra- optical lithography by using much shorter wavelengths rather phy have continued to dominate semiconductor device than increasing NA to achieve better resolution. As a result, manufacturing. These extensions have relied on incremental it is possible to simultaneously achieve a resolution of 100 decreases in illumination wavelength and increases in optical nm or smaller and a DOF of 1 mm or larger by operating numerical aperture ~NA! for the system. While 248 and 193 with a wavelength of 20 nm or less using a camera having a nm optical lithography can be extended to support integrated NA of 0.1 or less. circuit ~IC! manufacturing for 130 nm and perhaps 100 nm, a Despite the potential advantages of shorter EUV wave- next generation lithography technology will be required for lengths, the continued extension of optical lithography and printing ,100 nm features. Extreme ultraviolet lithography the technical challenges associated with using EUV radiation ~EUVL!, using 10–14 nm extreme ultraviolet light, is one of as a light source have delayed industry acceptance and in- the most promising technologies. This technology builds on vestment in the technology. Most of the research and devel- the industrial optical experience, uses an EUV light source, opment in the US during the early 1990’s were performed by and is initially expected to support IC fabrication at 100 nm; the Department of Energy and AT&T Laboratories. In 1996, scaling is expected to support several technology generations changes in government funding priorities resulted in reduced down to possibly 30 nm. The two fundamental relationships describing a lithogra- support for the Department of Energy ~DOE! EUV program phy imaging system, resolution ~RES! and depth of focus at Lawrence Livermore National Laboratory and Sandia Na- ~DOF!, are given by tional Laboratories. Based on the technical success of the DOE program and RES5k1l/NA ~1! the potential of EUV lithography to be scaled to small ge- ometries, a consortium of semiconductor manufacturers, the and EUV LLC, was formed in 1997 to provide funding and guid- 2 ance for the commercialization of EUVL. The EUV LLC DOF5k2l/~NA! , ~2! consortium is composed of Advanced Micro Devices, Intel, where l is the wavelength of the radiation used for imaging and Motorola. The program goal is to facilitate the research, and NA is the numerical aperture of the camera. The param- development and engineering to enable the Semiconductor eters k1 and k2 are empirically determined and correspond to Equipment Companies ~SEMs! to provide production quan- those values that yield the desired critical dimension CD ~ ! tities of 100-nm-EUV exposure tools for IC manufacturing control within an acceptable IC manufacturing process win- by 2004.5 Funding is provided by the EUV LLC to the dow. Values for k and k of 0.6 and greater have been used 1 2 ~DOE! Virtual National Laboratory ~VNL! composed of in high volume manufacturing, however, a given lithographic Lawrence Berkeley National Laboratory ~LBNL!, Lawrence technology can be extended further for smaller values for k1 by optimizing the IC fabrication process at the cost of tighter Livermore National Laboratory ~LLNL!, and Sandia Na- tional Laboratories ~SNL! to perform the required research process control. Setting k1 and k2 equal to 0.5 corresponds to the theoretical values ~Rayleigh criteria! for resolution and and engineering. Joint development programs support key DOF. EUV component technologies with industry partners. The LLC members are also investing resources within their own a!Electronic mail: [email protected] companies to support mask and resist development. 3142 J. Vac. Sci. Technol. B 16„6…, Nov/Dec 1998 0734-211X/98/16„6…/3142/8/$15.00 ©1998 American Vacuum Society 3142 Redistribution subject to AVS license or copyright; see http://scitation.aip.org/termsconditions. Download to IP: 193.0.65.67 On: Sat, 10 Jan 2015 13:09:33 3143 Gwyn et al.: Extreme ultraviolet lithography 3143 FIG. 1. Parallel development accelerates learning for SEM tool develop- ment. II. OBJECTIVES FIG. 2. Schematic representation of the EUV lithography system. The objectives of the EUV LLC program are to extend and apply the basic technology to the design, fabrication, and handling, and a simplified software and user interface. It will testing of an alpha-like tool denoted as the Engineering Test be heavily instrumented with diagnostics to provide as much Stand ~ETS! and to transfer learning to the SEMs for the performance learning data as possible. development of beta tools. The beta tools are expected to A schematic representation of an EUV lithography tool is result in production tools for 100 nm geometries by 2004. shown in Fig. 2. The key EUV technologies include: ~1! an The EUV program represents a highly parallelized pro- EUV illumination system consisting of a radiation source gram focused on the phased development of the ~1! alpha, and a condenser system to collect the light and to provide ~2! beta, ~3! production tools, ~4! simultaneous support for proper ring field illumination, ~2! a patterned reflective mask, masks and resists, and ~5! establishment of an industry infra- ~3! a43reduction camera using four mirrors, ~4! multilayer structure for EUV specific component development. The coatings for optical elements and masks, ~5! an EUV sensi- program relationships are shown in Fig. 1. tive resist, and ~6! metrology to support manufacturing and The following discussion outlines the ETS tool design inspection of reticles. Non-EUV specific subsystems consist development approach, some of the specifications associated of the focus and overlay systems, scanning mask and wafer with the subsystems, and technology and component devel- stages, optics housing, and wafer and reticle handling inter- opment status. Early EUV printing results are obtained using faces and robotics. A preliminary structural and mechanical existing 103 microsteppers. Finally, a few of the potential design based on CAD drawings is shown in Fig. 3. advantages of the EUV technology for the next generation The ETS is based on a laser plasma point source and a lithography applications are listed. four mirror, ring-field imaging system. A single membrane filter separates the condenser from the mask and projection III. TOOL DEVELOPMENT STRATEGY: optics. With four mirrors, the reticle and wafer stages can be ENGINEERING TEST STAND located on either side of the projection optics box, eliminat- The goals for the ETS are focused on continued technol- ing interference problems associated with mechanical scan- ogy development, integration of the technology into a tool, ning. EUV flux to the wafer will support a throughput of and transfer of the technology and learning to the stepper companies for the beta tool development. The program is not focusing on demonstrating technology elements, which are extensions of current optical lithography steppers, such as precision alignment and wafer handling, which are expected to be implemented in a commercial EUVL tool. With input from the end users including both the semiconductor manu- facturers and the stepper companies, the ETS will serve to significantly lower risk in EUV-specific areas including source, condenser, reticle, projection optics, environmental system, and methods for isolating the environments and eliminating contamination. The ETS development will provide a flexible test stand for EUV-specific system, subsystem, and component learn- ing. This machine will initially emphasize EUV flux throughput, not wafer throughput, will have simplified wafer FIG. 3. Preliminary implementation of ETS using CAD system drawings. JVST B - Microelectronics and Nanometer Structures Redistribution subject to AVS license or copyright; see http://scitation.aip.org/termsconditions.
Load more

Recommended publications
  • China's Progress in Semiconductor Manufacturing Equipment
    MARCH 2021 China’s Progress in Semiconductor Manufacturing Equipment Accelerants and Policy Implications CSET Policy Brief AUTHORS Will Hunt Saif M. Khan Dahlia Peterson Executive Summary China has a chip problem. It depends entirely on the United States and U.S. allies for access to advanced commercial semiconductors, which underpin all modern technologies, from smartphones to fighter jets to artificial intelligence. China’s current chip dependence allows the United States and its allies to control the export of advanced chips to Chinese state and private actors whose activities threaten human rights and international security. Chip dependence is also expensive: China currently depends on imports for most of the chips it consumes. China has therefore prioritized indigenizing advanced semiconductor manufacturing equipment (SME), which chip factories require to make leading-edge chips. But indigenizing advanced SME will be hard since Chinese firms have serious weaknesses in almost all SME sub-sectors, especially photolithography, metrology, and inspection. Meanwhile, the top global SME firms—based in the United States, Japan, and the Netherlands—enjoy wide moats of intellectual property and world- class teams of engineers, making it exceptionally difficult for newcomers to the SME industry to catch up to the leading edge. But for a country with China’s resources and political will, catching up in SME is not impossible. Whether China manages to close this gap will depend on its access to five technological accelerants: 1. Equipment components. Building advanced SME often requires access to a range of complex components, which SME firms often buy from third party suppliers and then assemble into finished SME.
    [Show full text]
  • Annual Report 2004
    Annual Report 2004 Annual Report 2004 Contents 4 About ASML 5 ASML Corporate Achievements 2004 7 Message to Our Shareholders 10 Report of the Supervisory Board 17 Corporate Governance 34 Information and Investor Relations 35 ASML Worldwide Contact Information 37 Form 20-F In this report the expression “ASML” is sometimes used for convenience in contexts where reference is made to ASML Holding N.V. and/or any of its subsidiaries in general. The expression is also used where no useful purpose is served by identifying the particular company or companies. “Safe Harbor” Statement under the U.S. Private Securities Litigation Reform Act of 1995: the matters discussed in this document may include forward-looking statements that are subject to risks and uncertainties including, but not limited to, economic conditions, product demand and semiconductor equipment industry capacity, worldwide demand and manufacturing capacity utilization for semiconductors (the principal product of our customer base), competitive products and pricing, manufacturing efficiencies, new product development, ability to enforce patents, the outcome of intellectual property litigation, availability of raw materials and critical manufacturing equipment, trade environment, and other risks indicated in ASML’s Annual Report on Form 20-F and other filings with the U.S. Securities and Exchange Commission. © 2005, ASML Holding N.V. All Rights Reserved About ASML ASML is the world’s leading provider of lithography advanced scanners, enabling the delivery of complete systems for the semiconductor industry, manufacturing and integrated mask design to wafer imaging solutions. complex machines critical to the production of integrated circuits or chips. ASML Optics provides precision optical modules for the PAS 5500 and TWINSCAN lithography systems.
    [Show full text]
  • Patent Dispute Settlement; Financial Results Forecast Revision
    September 29, 2004 Patent Dispute Settlement; Financial Results Forecast Revision On September 28, 2004 (Japan time), Nikon Corporation (Nikon), ASML Holding N.V. (ASML) and Carl Zeiss SMT AG (SMT) signed a Memorandum of Understanding which provides for a comprehensive settlement of legal proceedings and cross- license of patents between Nikon, ASML and SMT. Accordingly, we have revised the forecast of Financial Results for the Year ending March2005 (April 1, 2004 – March 31, 2005) that was issued on May 10, 2004 (refer to item 4 in this document for a detailed breakdown). 1. Details regarding disputes (prior to settlement) The major events in the disputes between Nikon (and subsidiaries) and ASML (and subsidiaries/affiliates) are as outlined below. On December 21, 2001, Nikon filed a complaint against ASML with the U.S. International Trade Commission (ITC) requesting an exclusion order to prevent any further importation by ASML of infringing stepper and scanner equipment (used in manufacture of semiconductor devices) in the U.S. Since the ITC denied Nikon’s request, Nikon appealed to the Court of Appeals for the Federal Circuit (CAFC) on May 12, 2003. Nikon also pursued patent infringement cases against ASML with the Federal District Court for the Northern District of California (NDCA), with the Tokyo District Court and in Korea as well. As a result of several settlement discussions, Nikon basically agreed to settle the case since it concluded that its goal has been accomplished in principle. The NDCA allowed SMT to join in the case, and therefore, they are party to the Memorandum of Understanding.
    [Show full text]
  • New Approaches in Optical Lithography Technology for Subwavelength Resolution
    Rochester Institute of Technology RIT Scholar Works Theses 5-2005 New approaches in optical lithography technology for subwavelength resolution Hoyoung Kang Follow this and additional works at: https://scholarworks.rit.edu/theses Recommended Citation Kang, Hoyoung, "New approaches in optical lithography technology for subwavelength resolution" (2005). Thesis. Rochester Institute of Technology. Accessed from This Dissertation is brought to you for free and open access by RIT Scholar Works. It has been accepted for inclusion in Theses by an authorized administrator of RIT Scholar Works. For more information, please contact [email protected]. NEW APPROACHES IN OPTICAL LITHOGRAPHY TECHNOLOGY FOR SUBW A VELENGTH RESOLUTION by Hoyoung Kang M.S. Hanyang University (1987) A dissertation submitted in partial fulfillment of the requirements for the degree of Ph.D. in the Chester F. Carson Center for Imaging Science of the College of Science Rochester Institute of Technology May 2005 Author HoyoungKang Hoyoung Kang . Accepted by CHESTER F. CARLSON CENTER FOR IMAGING SCIENCE COLLEGE OF SCIENCE ROCHESTER INSTITUTE OF TECHNOLOGY ROCHESTER, NEW YORK CERTIFICATE OF APPROVAL Ph. D. DEGREE DISSERTATION The Ph.D. Degree Dissertation of Hoyoung Kang has been examined and approved by the dissertation committee as satisfactory for the dissertation requirement for the Ph.D. degree in Imaging Science Bruce W. Smith Dr. Bruce W. Smith, Thesis Advisor Zoran Ninkov Dr. Zoran Ninkov M. Kotlarchyk Dr. Michael Kotlarchyk Paul Michaloski Paul Michaloski, Date Thesis/Dissertation Author Permission Statement Title of thesis or dissertation: ________________---;- ____ N eu.l I'>.pproecb 1'0 OptIc 0..0 (!'t-b03k=A.phJ Te.cb'Y>C)lo~ y Nrumeofauthor: ____H_D~y~o_U_~ __ ~~ __~~~~~~~~ ___________~ ____ Degree: ph.
    [Show full text]
  • Lithography Reading: Jaeger, Chap
    EE143 – Fall 2016 Microfabrication Technologies Lecture 3: Lithography Reading: Jaeger, Chap. 2 Prof. Ming C. Wu [email protected] 511 Sutardja Dai Hall (SDH) 1-1 The lithographic process 1-2 1 Photolithographic Process (a) Substrate covered with silicon dioxide barrier layer (b) Positive photoresist applied to wafer surface (c) Mask in close proximity to surface (d) Substrate following resist exposure and development (e) Substrate after etching of oxide layer (f) Oxide barrier on surface after resist removal (g) View of substrate with silicon dioxide pattern on the surface 1-3 Photomasks - CAD Layout • Composite drawing of the masks for a simple integrated circuit using a four-mask process • Drawn with computer layout system • Complex state-of-the- art CMOS processes may use 25 masks or more 1-4 2 Photo Masks • Example of 10X reticle for the metal mask - this particular mask is ten times final size (10 µm minimum feature size - huge!) • Used in step-and-repeat operation • One mask for each lithography level in process 1-5 Lithographic Process 1-6 3 Printing Techniques Contact Proximity Projection • Contact printing printing printing printing damages the mask and the wafer and limits the number of times the mask can be used • Proximity printing eliminates damage • Projection printing can operate in reduction mode with direct step- on-wafer 1-7 Contact Printing hv Photo photoresist Mask Plate wafer Resolution R < 0.5µm mask plate is easily damaged or accumulates defects 1-8 4 Proximity Printing Light g ~ 20µm Photoresist Wafer Exposed Resolution � ∝ & �� �: wavelength of the light source �: g ~ 1µm for visible photons, much smaller for X-ray lithography 1-9 Projection Printing hv De-Magnification: nX 10X stepper 4X stepper lens 1X stepper focal plane P.R .
    [Show full text]
  • Laser-Plasma Sources for Extreme-Ultraviolet Lithography
    Laser-Plasma Sources for Extreme-Ultraviolet Lithography BJÖRN A. M. HANSSON Doctoral Thesis Stockholm, Sweden 2003 TRITA FYS 2003-56 ISSN 0280-316X KTH ISRN KTH/FYS/--03:56--SE SE-100 44 Stockholm ISBN 91-7283-658-X SWEDEN Akademisk avhandling som med tillstånd av Kungl Tekniska högskolan framlägges till offentlig granskning för avläggande av teknologie doktorsexamen fredagen den 19 december 2003 kl. 10.00 i Kollegiesalen, Administrationsbyggnaden, Kungl Tekniska högskolan, Valhallavägen 79, Stockholm. °c Björn A. M. Hansson, november 2003 Tryck: Universitetsservice US AB iii Abstract This thesis describes the development and characterization of a liquid- xenon-jet laser-plasma source for extreme-ultraviolet (EUV) radiation. It is shown how this source may be suitable for production-scale EUV lithography (EUVL). EUVL is one of the main candidates to succeed deep-ultraviolet (DUV) lithography for large-scale manufacturing of integrated circuits (IC). However, a major obstacle towards the realization of EUVL is the current unavailability of a source meeting the tough requirements on especially power and clean- liness for operation in an EUVL stepper. The liquid-xenon-jet laser-plasma concept has key advantages that may make it suitable for EUVL since, e.g., its plasma consists only of the inert noble gas xenon and since the liquid- jet target technology enables plasma operation at large distances from the source-hardware thereby reducing sputtering and to allowing for high-power operation. At the beginning of the work described in this thesis, a spatial insta- bility of the liquid-xenon-jet made stable operation of a plasma at practical distances from the nozzle orifice difficult.
    [Show full text]
  • Chapter 6 Future 422626 ASML 29-10-2004 10:16 Pagina 180
    422626_ASML 29-10-2004 10:16 Pagina 179 Chapter 6 Future 422626_ASML 29-10-2004 10:16 Pagina 180 Technology Twenty years of progress Looking to the future Ever since we produced our first PAS Following the logic that caused us to 2500 stepper in 1986, we have been explore the use of light with increasingly pushing optical lithography forward at shorter wavelengths, we also experimented a rapid pace. We have brought the with F2 (fluorine) DUV, which has a wave- line-width level down from 0.9 microns length of 157 nm. But this effort ran into to 0.065 microns (900 nm to 65 nm). two main problems. Not only were we We have seen the wavelength of the unable to find a suitable photoresist, we light used in our machines drop from were also confronted with the problem 436 nm to 193 nm. And we have that light of such short wavelength begins improved the number of good wafers to be absorbed by the glass lenses that per unit of time. are supposed to focus it — a problem that could only be overcome through a The question now is: What next? The radical redesign of the equipment. answer will affect more than just ASML. The entire semiconductor industry, and At the other end of the scale, we have indeed the world, has become also explored extending the use of accustomed to the relentless pace of electron beam lithography. Already used progress that the microlithography industry in creating masks, electron beams have a has set. But can it be maintained? very high resolution (0.1 microns and below).
    [Show full text]
  • Inverse Lithography (ILT) Input = Design, Output = Mask + Source
    EUV: The Computational Landscape Vivek Singh Intel Fellow Director, Computational Lithography Technology Manufacturing Group Intel Corporation EUVL Workshop, 2014 Outline What the world wants (hint: 3D transistors) Lithography: Choices for 14 nm and 10 nm – Inverse lithography and SMO – “Double” patterning – EUV lithography Computational techniques for EUV – Flare – Shadowing – Out of band radiation V. Singh EUVL Workshop, 2014 2 Outline What the world wants (hint: 3D transistors) Lithography: Choices for 14 nm and 10 nm – Inverse lithography and SMO – “Double” patterning – EUV lithography Computational techniques for EUV – Flare – Shadowing – Out of band radiation V. Singh EUVL Workshop, 2014 3 The World Ahead Connecting People to a World of Opportunity Access Connectivity Education Healthcare Making Extending Transforming Delivering Technology Broadband Education To Innovative Available To Connections Improve Teaching Healthcare More People And Learning Solutions V. Singh EUVL Workshop, 2014 4 Needs a Continuum of Personal Computing Experiences Desktops Laptops Ultrabook™ Tablets Smartphones Intelligent Systems V. Singh EUVL Workshop, 2014 5 And that needs leading edge technology Every new node: more performance on more features at lower power 65nm 45nm 32nm 22nm 1x 0.1x 0.01x Lower Lower Transistor Leakage 0.001x * projected Higher Transistor Performance (Switching Speed) Source: Intel V. Singh EUVL Workshop, 2014 6 Such as… 3D transistors! Intel 22nm technology introduces revolutionary 3-D Tri-Gate transistors V. Singh EUVL Workshop,
    [Show full text]
  • The New, New Limits of Optical Lithography
    Copyright 2004 by the Society of Photo-Optical Instrumentation Engineers. This paper was published in the proceedings of Emerging Lithographic Technologies VIII, SPIE Vol. 5374, pp. 1-8. It is made available as an electronic reprint with permission of SPIE. One print or electronic copy may be made for personal use only. Systematic or multiple reproduction, distribution to multiple locations via electronic or other means, duplication of any material in this paper for a fee or for commercial purposes, or modification of the content of the paper are prohibited. The New, New Limits of Optical Lithography Chris A. Mack*, KLA-Tencor ABSTRACT The end of optical lithography has been so often predicted (incorrectly) that such predictions are now a running joke among lithographers. Yet optical lithography does have real, physical limitations and even more real economic limits, and an accurate estimation of these limits is essential for planning potential next generation lithography (NGL) efforts. This paper will review the two types of resolution limits in optical lithography: the pitch resolution, governed by the amount of spatial frequency information that can pass through an imaging lens, and the feature size resolution, limited by our ability to control feature size. Projecting the trends in these resolution limits, the capabilities of 193nm immersion lithography will be explored. Keywords: Resolution Enhancement, Resolution Limits, Optical Lithography 1. Introduction Optical lithography has been the mainstay of semiconductor patterning since the early days of integrated circuit production. The continual reduction of the dimensions of the features used to construct transistors has allowed these transistors to become ever smaller, faster, lower power-consuming, and cheaper.
    [Show full text]
  • Control in Semiconductor Wafer Manufacturing
    Control in Semiconductor Wafer Manufacturing Abbas Emami-Naeini and Dick de Roover have turned to single-wafer processes which require precise Abstract: A semiconductor wafer undergoes a wide range of processes before it is transformed from a bare silicon wafer to one control. Interestingly, the processes that make the chip are populated with millions of transistor circuits. Such processes now beginning to use controllers which require the include Physical or Chemical Vapor Deposition, (PVD, CVD), computational power of the chips being fabricated. Another Chemical-Mechanical Planarization (CMP), Plasma Etch, Rapid trend is to conduct several related steps in a “cluster” Thermal Processing (RTP), and photolithography. As feature sizes comprising of several chambers integrated into a single keep shrinking, process control plays an increasingly important machine. role in each of these processes. A model-based control approach is an effective means of designing commercial controllers for The processes that deal with producing the integrated advanced semiconductor equipment. We will give an overview of circuit (IC) on the wafer are commonly referred to as “front- the applications of advanced control in the semiconductor industry. end” processes, whereas “back-end” processes deal with It is our experience that the best models for control design borrow wire bonding and packaging the IC. In this paper, we will heavily from the physics of the process. The manner in which focus on the “front-end” processes that produce the IC on these models are used for a specific control application depends on the silicon wafer, and the increasingly important role of the performance goals. In some cases such as RTP and lithography, the closed-loop control depends entirely on having control.
    [Show full text]
  • Computational Lithography
    Computational Lithography XU MA AND GONZALO R. ARCE Computational Lithography WILEY SERIES IN PURE AND APPLIED OPTICS Founded by Stanley S. Ballard, University of Florida EDITOR: Glenn Boreman, University of Central Florida, CREOL & FPCE BARRETT AND MYERS · Foundations of Image Science BEISER · Holographic Scanning BERGER-SCHUNN · Practical Color Measurement BOYD · Radiometry and The Detection of Optical Radiation BUCK · Fundamentals of Optical Fibers, Second Edition CATHEY · Optical Information Processing and Holography CHUANG · Physics of Optoelectronic Devices DELONE AND KRAINOV · Fundamentals of Nonlinear Optics of Atomic Gases DERENIAK AND BOREMAN · Infrared Detectors and Systems DERENIAK AND CROWE · Optical Radiation Detectors DE VANY · Master Optical Techniques ERSOY · Diffraction, Fourier Optics and Imaging GASKILL · Linear Systems, Fourier Transform, and Optics GOODMAN · Statistical Optics HOBBS · Building Electro-Optical Systems: Making It All Work, Second Edition HUDSON · Infrared System Engineering IIZUKA · Elements of Photonics, Volume I: In Free Space and Special Media IIZUKA · Elements of Photonics, Volume II: For Fiber and Integrated Optics JUDD AND WYSZECKI · Color in Business, Science, and Industry, Third Edition KAFRI AND GLATT · The Physics of Moire Metrology KAROW · Fabrication Methods for Precision Optics KLEIN AND FURTAK · Optics, Second Edition MA AND ARCE · Computational Lithography MALACARA · Optical Shop Testing, Third Edition MILONNI AND EBERLY · Lasers NASSAU · The Physics and Chemistry of Color: The Fifteen
    [Show full text]
  • Subwavelength Lithography (PSM,OPC) Tsuneo Terasawa
    Subwavelength Lithography (PSM,OPC) Tsuneo Terasawa Central Research Laboratory, Hitachi Ltd. 1-280 Higashi-Koigakubo, Kokubunji-shi Tokyo 185-8601 Japan Tel: +81-42-323-1111 Fax: +81-42-327-7771 e-mail: [email protected] Abstract - Fabrication of fine features of smaller 0.15um is vital for future ultra-large scale integrated (ULSI) devices. An area of II. REQUIREMENT FOR LITHOGRAPHY TECHNIQUES particular concern is whether and how optical lithography can delineate such feature sizes, i.e., smaller than the exposure The trend of minimum feature sizes of ULSI devices wavelength. Resolution enhancement techniques for achieving and lithographic performances is shown in Fig. 1. The subwavelength optical lithography are presented. Various types integration level has increased fourfold every two or three of phase shift mask (PSM) techniques and their imaging year. Because advances in optics and resist materials, optical characteristics are discussed and compared to conventional lithography is still the most important lithographic binary mask technique. To apply these masks effectively to technologies in the industrial environment. However, the practical patterns, optical proximity effect correction (OPC) minimum feature size of ULSI devices becomes smaller than technique and a phase shifter pattern design tool must be wavelength of exposure light used in the optical system. In established. These techniques offer the capability to improve fact, 64M bit DRAMs have been developed with a minimum resolution to exceed the wavelength limitation and to increase feature size of 0.19um which is smaller than exposure depth of focus. wavelength of KrF excimer laser light (0.248um). Ways to obtain high resolution and better alignment accuracy with minimal increase in cost and minimal reduction I.
    [Show full text]