DOCSLIB.ORG

High Performance Embedded Software Design for Protective Relay Algorithm in Digital Signal Processors

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
High Performance Embedded Software Design for Protective Relay Algorithm in Digital Signal Processors High Performance Embedded Software Design for Protective Relay Algorithm in Digital Signal Processors Heung Sun Yoon, Myungha Kim, Jong Kang Park, and Jong Tae Kim Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea Abstract - Most measurements and protective algorithms for - The number of channels are increased with single DSP, since power systems have been implemented by embedded software processing speed is improved. in more than a single digital signal processor (DSP). As more complex functions required for intelligent electronic devices, - Coordination accuracy is always guaranteed within the we need to improve the existing software solutions for DSPs in designated fixed-point range, since simplification is not terms of execution time, cost and reliability. This paper applied. It is easy to change parameters to handle various suggests a fixed-point design technique for several requirements. mathematical functions in relay algorithms. By porting it to a real target system, we also evaluated that the proposed design By the result of this paper, the fixed-point can give higher speed of operations, higher sample rate and implementation in TMS320C 6416 requires additional 128 more increasing concurrent channel support capability than bytes non-volatile memory compared to the software of the existing solution. floating-point version. However, the operation speed is Keywords: protective relay, digital signal processor, fixed- improved by 53 times and the entire code memory usage is point design reduced by 25%. Furthermore, our code is running 27 times faster than the DSP embedding the floating point unit. 1 Introduction 2 Fixed-point design of relay algorithm Protective relays have been used for preventing and minimizing damage by detecting electric power system faults In this section, the optimization of protective relay such as short circuit and ground fault in a timely manner. In algorithm, hardware specifications and each details of the today, key features of protective relay are supporting multi- fixed-point design will be covered. channel sources and high precision protection control. Furthermore, there is a trend that equipment monitoring and control, communication and prevention diagnosis are required. 2.1 Software of protective relay Requests of operation performance have been extremely enlarged in order to implement these demands [1,2]. The main difference between the digital and traditional Therefore, more than two processors have been used to analog protective relay is that the digital protective relay is implement the protective relay in the existing design [3,4,5]. implemented by software which is executed by the instruction set architecture. Most of digital protective relay features such In this paper, we proposed embedded software as protection, auto-monitoring, and man machine interface optimized fixed point design for digital filter and protective (MMI) are implemented by software. algorithms. We presented expected processing speed of processor which has floating-point operations contrast with The digital protective relay provides a number of processer which doesn’t have. And we verified that low-cost features. As shown in Fig. 1, the embedded software divided single DSP is possible to provide high-quality protective into three categories such as protective relay software, relaying by optimizing operations. interface and diagnosis software. Protective relay software include digital filter, protective algorithm, control sequence. Our design provide following advantages. Diagnosis software perform regular monitoring, auto- and self-diagnosis and MMI software which processes correction - Single DSP can provide high sample rate which is 128 value and display. Protective relay software is being samples/period or more in real-time by improving processing processed as a top priority, normal human machine interface speed so that we get more information from the electric power software and diagnosis software will perform in the free time. system. Fig 2 illustrates basic structure of protective relay software - High sample rate improves noise cancellation performance which is main subject of this paper. Voltage and current of digital filter, as the result high quality protective relay is signals are came from external Potential Transformer (PT), possible. Current Transformer (CT) and then these signals pass low- pass analog filter. After converting these signals by analog-to- Protective Relay S/W I/F S/W Diagnosis S/W 64KB RAM is used for level 2 program cache (L2P), 32 bits data are transferred from L2P to L1P in a clock. In case that 64KB RAM is used for data memory, 32 bits data are I/O Control, Digital Filter, Continuous Serial I/F, transferred to L1D in a clock. Measurement, Surveillance, Network I/F, Protective Algorithm, Auto- and Self- Display and Monitor Control Sequence diagnosis 2.3 Fixed-point design of digital filter High harmonic components of voltage and current signals which come from external analog circuit are Fig. 1 Embedded S/W for Protective Relay eliminated by the digital filter. And then, the protective algorithm can be applied. In general, speed and reliability of digital converter (ADC), timer interrupt service routines store digital protective relay are primarily determined by designing data in the internal memory buffer at specified period. digital filter. We used DFT (Discrete Fourier Transform) Unnecessary harmonic components are removed by digital filter for the relay. As shown in Fig. 4, Xre(k) and Xim(k) filter at each reading voltage and current samples. Essential which are real number and imaginary number of X(n) information to monitor and relay are extracted by measuring respectively are calculated to obtain k harmonic component root-mean-square (RMS) value, phase and frequency. by convolution in fixed-point. N and r represent the number Instantaneous and inverse time protective algorithms are of samples and filter tap respectively. A fixed-point format executed to detect variety faults through relay co-ordination (type, W, F) in Fig.4 is composed of the data type, the property. number of total bits and the number of bits for fractional part, respectively. For example, (short, 12, 0) represents the 2.2 Target hardware specification corresponding data is a short integer type with 12-bit length and has no fractional bits. 12-bit ADC samples and In this paper, we employed TMS320C6416 processor previously stored DFT filter coefficients are calculated by based on Von Neumann architecture and only supporting convolution. Final outputs come out into 32 bits fixed-point. fixed-point operations by the hardware components. Fig 3 presents the detailed internal memory structure of the 2.4 CORDIC operations processor. TMS320C6416 processor is a VLIW architecture. Internal memory of processor consists of two-level cache Embedded software of the relay was implemented by hierarchical structures (Level 1 program cache memory 4KB applying COordinate Rotation DIgital Computing (CORDIC) (L1P), level 1 data cache memory 4KB (L1D) and 64KB algorithm [6] to compute main operations of RMS, phase RAM (L2)). Level 2 64KB RAM can be used in various ways and protective algorithm based on [3]. Including the such as program cache memory or data memory or mixture. trigonometric functions and various arithmetic operations can As shown in Fig. 3, DSP Core load 256 bits program code at be calculated by CORDIC. It is not an approximated method a clock from L1P, and 32 bits data from L1D. In case that to reduce amount of computation. CORDIC algorithm has advantages in terms of efficiency and accuracy. Table 1 shows the CORDIC operations for required arithmetic Interrupt Service Meters Instantaneous operations in this study. Each arithmetic operation can be Routine (Timer) Digital and Filter RMS, Inverse-time calculated by using specific CORDIC operational modes and Storing 12-bit ADC (DFT) Phase, Protective it might need additional constant multiplication or division samples Frequency Algorithms based on fixed-point depending on the type of operation. In addition, normalization and correction operations are required Fig. 2 Block Diagram for Digital Protective Relay S/W Fig. 3 Memory Structure for Target Signal Processor Fig. 4 Fixed-point design for convolution in DFT filter (int, 32, 11) (int, 32, 25) (int, 32, 25) (int, 32, 25) Xre X’re x0 Normali- zation xi, yi, zi xi+1, yi+1, zi+1 y + Xim X’im 0 CORDIC 0 z0 L-bit left shift, Sign makes X’im < 0.5 x31 z31 adjustment L-bit right RMS X shift Look-up table Arithmetic (int, 32, 11) (int, 32, 11) (int, 32, 25) f(i) (non-volatile shift memory) 2.3289 Phase (int, 32, 25) (int, 32, 25) Fig. 5 Fixed-point design for CORDIC operations Fig. 6 Fixed-point design for measuring RMS and Phase to guarantee the convergence of CORDIC iteration depending We adopted general inverse-time over current protection on the type of operation [3]. Fig. 5 illustrates the schematic of algorithm. Eq. (1) is a characteristic equation of the time- fixed-point design for main CORDIC operations. Normalized current curve. x, y, z for the convergence, are the inputs of the CORDIC -25 algorithm. Its precision ranges up to 2 and the number of the maximum iterations is 32. T = (1) 2.5 Measurement for RMS value and phase K and p are the constant representing the cut-off characteristics of the relay, Ir is the ratio of reference current Fig. 6 shows the RMS value and phase measurement to the fault current. Since p is a real number including process. Circular-vectoring mode of CORDIC operation is fractional number, the key point of the optimization is used for the measurement of RMS value as listed in Table 1. reduction in calculation time for exponentiation. There have L-bit shift operation will be added to imply proper correction been an approximated method to estimate quickly by after output z has been obtained from normalized input x and referencing lookup table (LUT) which implies the y. The phase measurement gets the output after the similar characteristic equation.
Load more

Recommended publications
  • Low Power Asynchronous Digital Signal Processing
    LOW POWER ASYNCHRONOUS DIGITAL SIGNAL PROCESSING A thesis submitted to the University of Manchester for the degree of Doctor of Philosophy in the Faculty of Science & Engineering October 2000 Michael John George Lewis Department of Computer Science 1 Contents Chapter 1: Introduction ....................................................................................14 Digital Signal Processing ...............................................................................15 Evolution of digital signal processors ....................................................17 Architectural features of modern DSPs .........................................................19 High performance multiplier circuits .....................................................20 Memory architecture ..............................................................................21 Data address generation .........................................................................21 Loop management ..................................................................................23 Numerical precision, overflows and rounding .......................................24 Architecture of the GSM Mobile Phone System ...........................................25 Channel equalization ..............................................................................28 Error correction and Viterbi decoding ...................................................29 Speech transcoding ................................................................................31 Half-rate and enhanced
    [Show full text]
  • The Digital Signal Processor Derby
    SEMICONDUCTORS The newest breeds trade off speed, energy consumption, and cost to vie for The an ever bigger piece of the action Digital Signal Processor BY JENNIFER EYRE Derby Berkeley Design Technology Inc. pplications that use digital signal-processing purpose processors typically lack these specialized features and chips are flourishing, buoyed by increasing per- are not as efficient at executing DSP algorithms. formance and falling prices. Concurrently, the For any processor, the faster its clock rate or the greater the market has expanded enormously, to an esti- amount of work performed in each clock cycle, the faster it can mated US $6 billion in 2000. Vendors abound. complete DSP tasks. Higher levels of parallelism, meaning the AMany newcomers have entered the market, while established ability to perform multiple operations at the same time, have companies compete for market share by creating ever more a direct effect on a processor’s speed, assuming that its clock novel, efficient, and higher-performing architectures. The rate does not decrease commensurately. The combination of range of digital signal-processing (DSP) architectures available more parallelism and faster clock speeds has increased the is unprecedented. speed of DSP processors since their commercial introduction In addition to expanding competition among DSP proces- in the early 1980s. A high-end DSP processor available in sor vendors, a new threat is coming from general-purpose 2000 from Texas Instruments Inc., Dallas, for example, is processors with DSP enhancements. So, DSP vendors have roughly 250 times as fast as the fastest processor the company begun to adapt their architectures to stave off the outsiders.
    [Show full text]
  • On Performance of GPU and DSP Architectures for Computationally Intensive Applications
    University of Rhode Island DigitalCommons@URI Open Access Master's Theses 2013 On Performance of GPU and DSP Architectures for Computationally Intensive Applications John Faella University of Rhode Island, [email protected] Follow this and additional works at: https://digitalcommons.uri.edu/theses Recommended Citation Faella, John, "On Performance of GPU and DSP Architectures for Computationally Intensive Applications" (2013). Open Access Master's Theses. Paper 2. https://digitalcommons.uri.edu/theses/2 This Thesis is brought to you for free and open access by DigitalCommons@URI. It has been accepted for inclusion in Open Access Master's Theses by an authorized administrator of DigitalCommons@URI. For more information, please contact [email protected]. ON PERFORMANCE OF GPU AND DSP ARCHITECTURES FOR COMPUTATIONALLY INTENSIVE APPLICATIONS BY JOHN FAELLA A THESIS SUBMITTED IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF MASTER OF SCIENE IN ELECTRICAL ENGINEERING UNIVERSITY OF RHODE ISLAND 2013 MASTER OF SCIENCE THESIS OF JOHN FAELLA APPROVED: Thesis Committee: Major Professor Dr. Jien-Chung Lo Dr. Resit Sendag Dr. Lutz Hamel Nasser H. Zawia DEAN OF THE GRADUATE SCHOOL UNIVERSITY OF RHODE ISLAND 2013 ABSTRACT This thesis focuses on the implementations of a support vector machine (SVM) algorithm on digital signal processor (DSP), graphics processor unit (GPU), and a common Intel i7 core architecture. The purpose of this work is to identify which of the three is most suitable for SVM implementation. The performance is measured by looking at the time required by each of the architectures per prediction. This work also provides an analysis of possible alternatives to existing implementations of computationally intensive algorithms, such as SVM.
    [Show full text]
  • General Purpose Processors And
    Benchmarking Microprocessors for High-End Signal Processing Stephen Paavola SKY Computers Phone: 978-250-1920 Email Address: [email protected] There are a number of general-purpose methodology was chosen because the microprocessor architectures which, while not benchmark is intended to measure bandwidth, designed for high-end signal processing, might not computational performance. provide the processing performance required for complex radars, signal intelligence and other As might be expected, the 800 MHz Broadcom demanding applications. But how well does each BCM1250, with the lowest operating frequency really perform as a digital signal processor? of the group, also has the lowest bandwidth, whether the access is to L1 or L2 cache. Despite To answer this question, some simple the fact that this dual-processor chip has benchmarks were run on a 1GHz Freescale integrated memory controllers, it still lags behind 7447 PowerPC, 1.8 GHz IBM 970 PowerPC, 1.8 the other processors when accessing DRAM. GHz AMD Opteron and 800 MHz Broadcom MIPS-based 1250 chip. Memory Read Bandwidth The bottom line of this set of benchmarks is that 20.0 the PowerPC with AltiVec produces impressive 18.0 computational performance compared to the 16.0 14.0 other processors considered. Now that IBM is s) / B 12.0 1.8 GHz Opteron shipping its PowerPC 970 with AltiVec, there is a G 1 GHz 7447 h ( t 10.0 d 1.8 GHz 970 processor alternative that addresses the i w 8.0 800 MHz Broadcom d memory bandwidth limitations of the 7447. n 6.0 Ba Yet, despite the strengths of AltiVec, the 4.0 benchmarks revealed that the alternative 2.0 0.0 1 2 4 8 6 2 4 8 6 2 2 processors offer some interesting capabilities for 1 3 6 2 24 48 96 9 1 25 51 0 0 0 1 2 4 81 particular types of signal processing.
    [Show full text]
  • CORDIC Co-Processor Architecture for Digital Signal Processing Applications
    A Fast CORDIC Co-Processor Architecture for Digital Signal Processing Applications Javier O. Giacomantone, Horacio Villagarcía Wanza, Oscar N. Bria CeTADΗ – Fac. de Ingeniería – UNLP [email protected] Abstract The coordinate rotational digital computer (CORDIC) is an arithmetic algorithm, which has been used for arithmetic units in the fast computing of elementary functions and for special purpose hardware in programmable logic devices. This paper describes a classification method that can be used for the possible applications of the algorithm and the architecture that is required for fast hardware computing of the algorithm. Keywords: Computer Architectures, CORDIC, Computer Arithmetic, Hardware Algorithms, Digital Signal Processing Applications. Η Centro de Técnicas Analógico-Digitales. Director: Ing. Antonio A. Quijano. A Fast CORDIC Co-Processor Architecture for Digital Signal Processing Applications Javier O. Giacomantone, Horacio Villagarcía Wanza, Oscar N. Bria CeTADΗ – Fac. de Ingeniería – UNLP [email protected] Abstract The coordinate rotational digital computer (CORDIC) is an arithmetic algorithm, which has been used for arithmetic units in the fast computing of elementary functions and for special purpose hardware in programmable logic devices. This paper describes a classification method that can be used for the possible applications of the algorithm and the architecture that is required for fast hardware computing of the algorithm. Keywords: Computer Architectures, CORDIC, Computer Arithmetic, Hardware Algorithms, Digital Signal Processing Applications. I. Introduction The Coordinate Rotation Digital Computer (CORDIC) is an arithmetic technique, which makes it possible to perform two dimensional rotations using simple hardware components. The algorithm can be used to evaluate elementary functions such as cosine, sine, arctangent, sinh, cosh, tanh, ln and exp.
    [Show full text]
  • DSP Review Homework Spring 2000
    HW1 DSP Review Applications Homework Spring 2015 A Fun Assignment DUE January 28, 2015 Please turn in a typed, paper copy at the beginning of class when the assignment is due. READ SMITH CHAPTER 1 ON WEB or Download 1. Select two applications of Digital Signal Processing from the material discussed in class about Application Areas. Describe the applications in one or two paragraphs. Be as detailed as you can. The more detail, the better your grade. However, do not add a lot of extra information cut from the web. (60 Points) 2. DSP algorithms have long been run on standard computers, on specialized processors called digital signal processor on purpose-built hardware such as application-specific integrated circuit (ASICs). Today there are additional technologies used for digital signal processing including more powerful general purpose microprocessors, field-programmable gate arrays (FPGAs), digital signal controllers (mostly for industrial apps such as motor control), and stream processors, among others. Describe several processors such as the Microchip line of PICdsp processors. Do not give great details of the processor such as its bit length, etc. Describe its capabilities for DSP and possible applications (20 points) 3. Compare the advantages and disadvantages of the following (10 points): Microprocessors with DSP capability Special DSP chips such as the TI families FPGAs and special purpose chips used for DSP OK to use the WEB and even Wikipedia – however GIVE the REFERENCES! Also, if you use abbreviations and mnemonics, please define them in a Glossary – (10 points for references and Glossary.) .
    [Show full text]
  • DSP Processors Got Extinct? (Private Investigation)
    Henryk A. Kowalski Why DSP Processors Got Extinct? (Private Investigation) Electrical & Computer Engineering Faculty of Electronics & Information Technology, Warsaw University of Technology 1 Presentation Outline What is DSP? SOC, ASIC, Embedded System Facts Evidences Conclusion Example Is there a relationship between DSP processors and archaeological research? Summary 2 What is DSP Processor? DSP means: Digital Signal Processing Digital Signal Processor (DSP processor) A digital signal processor (DSP) is a specialized microprocessor with an optimized architecture for the fast operational needs of digital signal processing. 3 SOC – System on Chip A system on chip (SOC) is an integrated circuit (IC) that integrates all components of a computer or other electronic system into a single chip. It may contain digital, analog, mixed- signal, and often radio-frequency functions—all on a single chip substrate. A typical application is in the area of embedded systems. 4 ASIC – Application Specific Integrated Circuit An application-specific integrated circuit (ASIC) is an integrated circuit (IC) customized for a particular use, rather than intended for general-purpose use. For example, a chip designed to run in a digital voice recorder is an ASIC. 5 Embedded System An embedded system is a computer system designed for specific (control) functions often with real-time computing. Physically, embedded systems range from portable devices such as digital watches and MP3 players, to large stationary installations like traffic lights or factory controllers. 6 Fact 1 Many components that were once reported as “DSP chips” are no longer. Rather, they are reported as: Systems on chip (SoC) in categories like ASICs (Application Specific Integrated Circuit) ASSPs (Application Specific Standard Product, as video encoding and/or decoding), - even by traditional DSP chip vendors like Texas Instruments and Analog Devices.
    [Show full text]
  • A Modified CORDIC Processor for Specific Angle Rotation Based Applications
    IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 2, Ver. II (Mar-Apr. 2014), PP 29-37 e-ISSN: 2319 – 4200, p-ISSN No. : 2319 – 4197 www.iosrjournals.org A Modified CORDIC Processor for Specific Angle Rotation based Applications N.V.Shimna1, E.Konguvel2, Dr.J.Raja3 1,2,3Department of Electronics and Communication Engineering, 1,2Dhanalakshmi Srinivasan College of Engineering, Coimbatore, India. 3Adhiparasakthi Engineering College, Chennai, India. Abstract: CORDIC algorithm provides an efficient way for vector rotation in a plane through a fixed and known angle with high level of accuracy. CORDIC requires only simple shift add operation to estimate the basic elementary functions like trigonometric operations, multiplication, division and some other operations like logarithmic functions, square roots and exponential functions. This rotation of a given vector (xi, yi) is examined by means of a sequence of rotations with fixed angles which results in overall rotation through a given angle or result in a final angular argument of zero. A hardwired pre-shifting scheme in barrel shifters is introduced here to reduce the area and time complexities. An iterative form of calculation is done here for Co- ordinate and angle measurement of the vectors. In this paper simple shifters and adders / subtractors are used for the calculations. A look up table is used to set the values of the constants according to the demand of angle setting for the algorithm. To reduce the complexity and number of resources used single rotation of vectors is adapted. CORDIC is a good choice for hardware solutions such as FPGA in which cost minimization is more important than throughput maximization.
    [Show full text]
  • Novel Digital Signal Processing Architecture with Microcontroller
    Freescale Semiconductor DSP56800WP1 Application Note Rev. 1, 7/2005 Novel Digital Signal Contents Processing Architecture with 1. Abstract .............................................. 1 2. Introduction ........................................ 1 Microcontroller Features 2.1 Overview.............................................. 1 3. Background ........................................ 2 JOSEPH P. GERGEN 3.1 Overview.............................................. 2 DSP Consumer Design Manager 4. Introduction tothe 56F800 Family ..... 2 PHIL HOANG 4.1 DSP56L811 16-bit Chip Architecture.. 3 DSP Consumer Section Manager 5. 56800 16-BIT DSC Core Architecture4 EPHREM A. CHEMALY Ph.D . 6. High Performance DSP Features on a DSP Applications Manager Low Cost Architecture .................. 6 6.1 DSP56800 Family Parallel Moves....... 6 6.2 56F800 Family Address Generation 1. Abstract (AGU)................................................... 7 Traditional Digital Signal Processors (DSPs) were designed to 6.3 DSP56800 Family Computation - the execute signal processing algorithms efficiently. This led to some Data ALU Unit ..................................... 8 6.4 DSP56800 Family Looping Mechanisms serious compromises between developing a good DSP 10 architecture and a good microprocessor architecture. For this, as 7. General Purpose Computing-Ease of well as other reasons, most DSP applications used a DSP and a Programming ............................... 11 microcontroller. This paper presents a new 16-bit DSP 7.1 DSP56800 Programming Model.......
    [Show full text]
  • The Design of a Custom 32-Bit SIMD Enhanced Digital Signal Processor
    Rochester Institute of Technology RIT Scholar Works Theses 12-2017 The Design of a Custom 32-Bit SIMD Enhanced Digital Signal Processor Shashank Simha [email protected] Follow this and additional works at: https://scholarworks.rit.edu/theses Recommended Citation Simha, Shashank, "The Design of a Custom 32-Bit SIMD Enhanced Digital Signal Processor" (2017). Thesis. Rochester Institute of Technology. Accessed from This Master's Project is brought to you for free and open access by RIT Scholar Works. It has been accepted for inclusion in Theses by an authorized administrator of RIT Scholar Works. For more information, please contact [email protected]. The Design of a Custom 32-bit SIMD Enhanced Digital Signal Processor by Shashank Simha Graduate Paper Submitted in partial fulfillment of the requirements for the degree of Master of Science in Electrical Engineering Approved by: Mr. Mark A. Indovina, Lecturer Graduate Research Advisor, Department of Electrical and Microelectronic Engineering Dr. Sohail A. Dianat, Professor Department Head, Department of Electrical and Microelectronic Engineering Department of Electrical and Microelectronic Engineering Kate Gleason College of Engineering Rochester Institute of Technology Rochester, New York December 2017 To my family and friends, for all of their endless love, support, and encouragement throughout my career at Rochester Institute of Technology Declaration I hereby declare that except where specific reference is made to the work of others, the contents of this paper are original and have not been submitted in whole or in part for consideration for any other degree or qualification in this, or any other University. This paper is the result of my own work and includes nothing which is the outcome of work done in collaboration, except where specifically indicated in the text.
    [Show full text]
  • DSP Architecture VASU GUPTA Overview
    DSP Architecture VASU GUPTA Overview . Review of Digital signal Processing . Digital Filter Example . DSP architecture . Speed: General processor vs DSP architecture Digital Signal Processing . Application of mathematical operations on digital signals . Algorithm must have large of mathematical operations to be performed quickly . And repeat on series of data samples . Goal of DSP is measure, filter, compress signal . Real‐time Processing . Specialized Digital Signal Processor . Lower‐cost solution . Better performance . Lower latency DSP Application . Digital Audio application . Radar . Sonar . Image Compression Digital Filter Example . Simple Filter : .Output is sum of product of coefficient and past input values. Digital Filter (Cont.) Digital Filter in DSP . Plan of action . Clear Accumulator . Fetch coefficient and data . MAC . Repeat fetch & MAC until done General‐Purpose Processor (micro) . Not great for DSP algorithm . Von Neumann architecture . Fetch for next instrument . Then another fetch data memory . Buses idle during instruction decode . 1 access/cycle . DSP usually have two operands for fetched . Coef[n]*data[n] . 3‐7 execution cycles for Multiplying Memory . Von Neumann “Bottleneck” .Most DSPs use Harvard Architecture . Separate memories for data and program instructions, they can be fetched at same time. DSP Architecture Feature . ALU centered around Multiply‐Accumulate (MAC) . Large Accumulator . Digital Filter requires accumulated the sum of product . Multiple address generators to handle separate memory spaces . Circular buffer Accumulator . Accumulator register holds intermediate results . Accumulator has extra guard bits for overflow . Ex: 24b x 24b => 48b product, 56b Accumulator Multiplier‐Accumulator (MAC) Circular buffer . Circular buffer in few consecutive memory locations . End of this linear array is connecting to its beginning 320C54x DSP Speed: General Purpose Processor(micro) vs DSP Architecture .
    [Show full text]
  • Choosing the Right Architecture for Real-Time Signal Processing Designs
    White Paper SPRA879 - November 2002 Choosing the Right Architecture for Real-Time Signal Processing Designs Leon Adams Strategic Marketing, Texas Instruments ABSTRACT This paper includes a feasibility report that examines the benefits of seven of the most popular architectures (ASIC, ASSP, configurable, DSP, FPGA, MCU and RISC/GPP) in a direct-comparison format using the following criteria: • Time to Market • Performance • Price • Development Ease • Power • Feature Flexibility Contents 1 Introduction . 1 2 Criteria and Measurement. 2 2.1 An In-Depth Discussion of Real-Time Signal Processing Options. 3 3 Conclusion . 7 Appendix A A Closer Look at the Criteria Used in This Decision-Making Process. 8 A.1 Time to Market (Overall Importance: High). 8 A.2 Performance (Overall Importance: High). 8 A.3 Price (Overall Importance: High). 8 A.4 Development Ease (Overall Importance: High). 8 A.5 Power (Overall Importance: Medium). 9 A.6 Feature Flexibility (Overall Importance: Low). 9 A.7 Other Considerations For Future Comparisons. 9 List of Tables Table 1. Decision Table for Designers of Real-Time Applications. 3 1 Introduction Real-time signal processing and the applications that utilize it are changing the electronics market. Consumers are inundated with new products and technologies that are smarter, faster, smaller and more interconnected than ever, but which ultimately leave them wanting more. They want greater speed, effectiveness and portability, and they want it now. Trademarks are the property of their respective owners. 1 SPRA879 Clearly, this puts tremendous pressure on design engineers who are asked to satisfy these varied demands. They must reduce cost and power consumption while increasing performance and flexibility.
    [Show full text]