PTN36001 Superspeed USB 3.0 Redriver Rev
Total Page:16
File Type:pdf, Size:1020Kb
PTN36001 SuperSpeed USB 3.0 redriver Rev. 1.1 — 16 August 2016 Product data sheet 1. General description PTN36001 is a small, low power SuperSpeed USB 3.0 redriver IC that enhances signal quality by performing receive equalization on the deteriorated input signal followed by transmit de-emphasis maximizing system link performance for mobile applications. With its superior differential signal conditioning and enhancement capability, the device delivers significant flexibility and performance scaling for various systems with different PCB trace and cable channel conditions. PTN36001 is a dual-channel device that supports data signaling rate of 5 Gbit/s through each channel. The data flow of one channel is facing the USB host, and another channel is facing the USB peripheral or device. Each channel consists of a high-speed Transmit (Tx) differential lane and a high-speed Receive (Rx) differential lane. PTN36001 is powered from a 1.8 V supply and is available in a small X2QFN12 package (1.25 mm 2.1 mm 0.35 mm) with 0.4 mm pitch. 2. Features and benefits Supports USB 3.0 specification (SuperSpeed only) Compliant to SuperSpeed USB 3.0 standard Support of two channels Two control pins to select optimized signal conditions Receive equalization on each channel to recover from InterSymbol Interference (ISI) and high-frequency losses, with provision to choose equalization gain settings per channel Transmit de-emphasis on each channel delivers pre-compensation suited to channel conditions Output swing adjustment Integrated termination resistors provide impedance matching on both transmit and receive sides Automatic receiver termination detection Low active power: 200 mW/111 mA (typical) for VDD = 1.8 V NXP Semiconductors PTN36001 SuperSpeed USB 3.0 redriver Power-saving states: 5.4 mW/3 mA (typical) when in U2/U3 states 3.6 mW/2 mA (typical) when no connection detected 10.8 W/6 A (typical) when in Deep power-saving state Excellent differential and common return loss performance 10 dB differential and 10 dB common-mode return loss for 10 MHz to 1250 MHz Flow-through pinout to ease PCB layout and minimize crosstalk effects Hot Plug capable Power supply: VDD = 1.8 V (typical) Compliant with JESD 78 Class II Very thin X2QFN12 package: 1.25 mm 2.1 mm 0.35 mm, 0.4 mm pitch ESD protection exceeds 7000 V HBM per JDS-001-2012 and 1000 V CDM per JESD22-C101 Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA Operating temperature range: 0 C to 85 C 3. Applications Laptops, tablets Active cables Notebook/netbook/nettop platforms Docking stations and AIO platforms USB 3.0 peripherals such as flat panel display, consumer/storage devices, printers or USB 3.0 capable hubs/repeaters 4. System context diagrams Figure 1 illustrates PTN36001 usage. PTN36001 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved. Product data sheet Rev. 1.1 — 16 August 2016 2 of 31 NXP Semiconductors PTN36001 SuperSpeed USB 3.0 redriver MOTHERBOARD AIN+ AOUT+ Tx AIN- AOUT- CPU/CHIP SET/ USB USB HOST PTN36001 PERIPHERAL CONTROLLER BOUT- BIN- USB cable Rx CONNECTOR CONNECTOR BOUT+ BIN+ MOTHERBOARD Tx CPU/CHIP SET/ USB HOST CONTROLLER Rx DOCKING STATION AIN+ AOUT+ AIN- AOUT- PTN36001 USB PERIPHERAL BOUT- BIN- USB cable CONNECTOR CONNECTOR BOUT+ BIN+ USB 3.0 PERIPHERAL/DEVICE AIN+ AOUT+ COMPUTER AIN- AOUT- PLATFORM FUNCTION WITH PTN36001 WITH USB 3.0 USB 3.0 HOST DEVICE CONTROLLER USB cable BOUT- BIN- CONTROLLER CONNECTOR CONNECTOR BOUT+ BIN+ aaa-015961 Fig 1. PTN36001 context diagrams PTN36001 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved. Product data sheet Rev. 1.1 — 16 August 2016 3 of 31 NXP Semiconductors PTN36001 SuperSpeed USB 3.0 redriver 5. Ordering information Table 1. Ordering information Type number Topside Package marking Name Description Version PTN36001HX 001 X2QFN12 plastic, super thin quad flat package; no leads; 12 terminals; SOT1408-1 body 1.25 2.10 0.35 mm; 0.4 mm lead pitch 5.1 Ordering options Table 2. Ordering options Type number Orderable Package Packing method Minimum Temperature part number order quantity PTN36001HX PTN36001HXZ X2QFN12 REEL 7" Q1/T1 6000 Tamb = 0 C to +85 C *STANDARD MARK DP 6. Block diagram VDD = 1.8 V PTN36001 line driver equalizer AOUT+ AIN+ channel A AOUT− AIN− RX TERMINATION DETECTION line equalizer driver BIN+ BOUT+ channel B BIN− BOUT− RX TERMINATION DETECTION DEVICE CONTROL AND MANAGEMENT C1 C2 aaa-015962 Fig 2. Block diagram of PTN36001 PTN36001 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved. Product data sheet Rev. 1.1 — 16 August 2016 4 of 31 NXP Semiconductors PTN36001 SuperSpeed USB 3.0 redriver 7. Pinning information 7.1 Pinning terminal 1 index area C1 12 AOUT+ 1 11 AIN+ AOUT− 2 10 AIN− VDD(1V8) 3 9 GND PTN36001 BIN+ 4 8 BOUT+ BIN− 5 7 BOUT− 6 C2 Transparent top view aaa-015963 Fig 3. Pin configuration for X2QFN12 7.2 Pin description Table 3. Pin description Symbol Pin Type Description Configuration and control signals C1 12 Ternary input C1 controls traces on the left side (as shown in Figure 2) of the redriver — AOUT/AOUT+ and BIN/BIN+. C1 controls setting of AOUT+/AOUT output swing and de-emphasis and BIN/BIN+ equalization. C2 6 Ternary input C2 controls traces on the right side (as shown in Figure 2) of the redriver — BOUT/BOUT+ and AIN/AIN+. C2 controls setting of BOUT+/BOUT output swing and de-emphasis and AIN/AIN+ equalization. High-speed differential signals AIN+ 11 self-biasing Differential signal from SuperSpeed USB 3.0 transmitter. differential input AIN+ makes a differential pair with AIN. The input to this pin must be AC-coupled externally. AIN 10 self-biasing Differential signal from SuperSpeed USB 3.0 transmitter. differential input AIN makes a differential pair with AIN+. The input to this pin must be AC-coupled externally. AOUT+ 1 self-biasing Differential signal to SuperSpeed USB 3.0 receiver. differential output AOUT+ makes a differential pair with AOUT. The output of this pin must be AC-coupled externally. PTN36001 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved. Product data sheet Rev. 1.1 — 16 August 2016 5 of 31 NXP Semiconductors PTN36001 SuperSpeed USB 3.0 redriver Table 3. Pin description …continued Symbol Pin Type Description AOUT 2 self-biasing Differential signal to SuperSpeed USB 3.0 receiver. differential output AOUT makes a differential pair with AOUT+. The output of this pin must be AC-coupled externally. BIN+ 4 self-biasing Differential signal from SuperSpeed USB 3.0 transmitter. differential input BIN+ makes a differential pair with BIN. The input to this pin must be AC-coupled externally. BIN 5 self-biasing Differential signal from SuperSpeed USB 3.0 transmitter. differential input BIN makes a differential pair with BIN+. The input to this pin must be AC-coupled externally. BOUT+ 8 self-biasing Differential signal to SuperSpeed USB 3.0 receiver. differential output BOUT+ makes a differential pair with BOUT. The output of this pin must be AC-coupled externally. BOUT 7 self-biasing Differential signal to SuperSpeed USB 3.0 receiver. differential output BOUT makes a differential pair with BOUT+. The output of this pin must be AC-coupled externally. Power supply VDD(1V8) 3 power 1.8 V supply. A 0201 or 0402 size 0.1 F de-coupling capacitor is highly recommended to be placed as close as possible on this pin to GND. Ground connection GND 9 power Ground. PTN36001 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved. Product data sheet Rev. 1.1 — 16 August 2016 6 of 31 NXP Semiconductors PTN36001 SuperSpeed USB 3.0 redriver 8. Functional description Refer to Figure 2 “Block diagram of PTN36001”. PTN36001 is a SuperSpeed USB 3.0 redriver meant to be used for signal integrity enhancement on mobile platforms – laptops, tablets, notebooks, hub, A/V displays and peripheral devices, for example. With its high fidelity differential signal conditioning capability and wide configurability, this chip is flexible and versatile enough for use under a variety of system environments. PTN36001 implements ternary control IO logic on C1 and C2 control pins to detect HIGH (connected to VDD), LOW (connected to GND) or left unconnected condition (OPEN). The following sections describe the individual block functions and capabilities of the device in more detail. 8.1 C1 control pin C1 controls signal traces on the left side (as shown in Figure 2) of the redriver. It controls the transmit de-emphasis and output swing of AOUT/AOUT+ channel. It also controls the receive equalization of BIN/BIN+ channel. When C1 = HIGH, the left side of the redriver is optimized to drive long trace length of the left Link. When C1 = OPEN, the left side of the redriver is optimized to drive medium trace length of the left Link. When C1 = LOW, the left side of the redriver is optimized to drive short trace length of the left Link. C1 C2 USB3.0 downlink example USB3.0 uplink example AOUT AIN USB3.0 USB3.0 REDRIVER HOST CONNECTOR BIN BOUT CONTROLLER aaa-011990 Fig 4. C1 controls traces on left side of the redriver Table 4. C1 pin controls long/medium/short traces State Channel type Pin C1 state Channel B Channel A EQ[1] DE[2] OS[3] HIGH Long HIGH 9 dB 5 dB 1.1 V OPEN Medium OPEN 6 dB 3 dB 1.0 V LOW Short LOW 3 dB 0 dB 0.9 V [1] EQ is the internal input receiver equalization gain at 2.5 GHz.