DOCSLIB.ORG

Electrical and Computer Engineering

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Electrical and Computer Engineering Electrical and Computer Engineering R. E. Blahut, Head S. G. Bishop, S. A. Hutchinson, Associate Heads Faculty and Their Interests 155 William L. Everitt Laboratory Ilesanmi Adesida 1406 W. Green St. Electronic and transport properties of ultra-low MC-702 dimensional semiconductor structures, advanced Urbana, IL 61801-2991 processing methods for electronic devices, high-speed 217-333-2300 optoelectronic devices and integrated circuits, radiation http://www.ece.uiuc.edu/ effects Research in the Department of Electrical and Computer Engineering serves two main purposes. The generation of Narendra Ahuja new fundamental knowledge is a primary function. Of Computer vision, robotics, image processing, sensors, equal importance is the education of graduate students who pattern recognition, virtual environments, intelligent participate in research and contribute to the advancement interfaces of knowledge through their thesis research. The research programs described here provide facilities and support for Jont Allen graduate students and enable them to pursue their advanced Speech recognition based on the articulation index and study. aspects of information theory, bioacoustics, circuits, Another important function of research is the communications, electromagnetics, signal and image continuing development of the faculty members. A processing forward-looking undergraduate program depends upon the existence of a strong graduate program and the presence of Tangul Basar excellent faculty members who are leaders in their Optimum transmitter-receiver design in communication respective fields. systems, spread spectrum communication system, Research in electrical and computer engineering at the jamming problems in information transmission, minima University of Illinois at Urbana-Champaign encompasses stochastic optimization problems with applications in a broad spectrum of areas that reflect the wide range of communication systems, mobile radio systems interest and expertise of the faculty, as illustrated by the number and diversity of the research projects denoted in Tamer Basar the following pages. Almost all of the faculty members in Information technology research; control over wired and the department are engaged in research and many conduct wireless networks; robust identification and control; research in interdisciplinary programs and hold joint dynamic games and stochastic teams; nonlinear and appointments in other departments and interdisciplinary adaptive robust control; decentralized detection and laboratories. More than 550 graduate students and many estimation; routing, pricing, and congestion control; undergraduates assist in this research effort. modeling and control of communication networks; mobile Support for this research is provided by contracts and computing; incentive mechanisms through pricing; neural grants from several agencies of the federal government as networks-based identification and control; applications of well as from industrial sources. Other departments and control and game theory in economics laboratories in which the department's faculty hold affiliate status and are engaged in interdisciplinary research include James Beauchamp, Emeritus Bioengineering; Computer Science; General Engineering; Use of computers for music synthesis, determination of Materials Science and Engineering; Nuclear, Plasma, and sound synthesis models based on spectral analysis of Radiological Engineering; Physics; the Coordinated musical instrument sounds, musical timbre perception, Science Laboratory; the Frederick Seitz Materials detection of musical pitch, musical sound source Research Laboratory; the Micro and Nanotechnology separation, and automatic transcription from acoustic Laboratory; and the Beckman Institute for Advanced recordings Science and Technology. 1 Jennifer Bernhard Scott Carney Reconfigurable active and passive antennas, phased array Optical physics, including imaging, near-field microscopy, antennas, wireless sensor systems classical and quantum coherence theory, beam propagation, fundamental issues of energy conservation, Stephen G. Bishop mathematical methods in inverse scattering and the Optical and electrical characterization of crystalline and propagation of light amorphous semiconductors and semiconductor nanostructures, compound semiconductors (GaAs, InP, Nicholas Carter AlGaAs, ZnSe, SiC), defects in semiconductors, Architectures that combine programmable processors and isoelectronic defects, rare earth-doped chalcogenide reconfigurable logic, computing using nanotech devices, glasses and GaN. Experimental techniques, including design techniques to integrate computation and sensing photoluminescence, nuclear magnetic resonance, electron spin resonance, magneto-optics, photoemission, infrared Patrick Chapman spectroscopy Power electronics, electric drives, vibrations in electromechanical systems, monolithic integrated power Richard Blahut circuits, numerical magnetic modeling, biomechanical Communications, signal processing, information theory, energy conversion optical recording Deming Chen Stephen Boppart Synthesis and architecture exploration for programmable Optical biomedical imaging, molecular imaging, lasers in logic devices, design space exploration for system-on-chip medicine and biology, optical coherence tomography, and imbedded systems, compilation and high-level image-guided surgery, medical engineering, optical synthesis for ASICs and customized processors, diagnostics of cancer microprocessor architecture design under process variation, algorithmic design and applications, 3-D FPGA Yoram Bresler with nanotechnology Biomedical imaging systems; statistical signal and image processing; inverse problems; statistical pattern Keh-Yung Cheng recognition; sensor-array processing Molecular beam epitaxy technology, optoelectronic integrated circuits, high speed devices, in situ fabrication Donna J. Brown of nanostructures, quantum wire lasers, vertical cavity Asynchronous learning technologies and environments; surface emitting lasers, Sb-based IR detectors and WWW-based education; VLSI placement and routing; electronic devices parallel and distributed algorithms and architectures; analysis and design of algorithms, with a particular interest Weng C. Chew in approximation algorithms; graph theory Electromagnetics: wave propagation in inhomogeneous media, microwave integrated circuits, microstrip antennas, Marie-Christine Brunet and fast algorithms for radiation scattering, low frequency Numerical algorithms, parallel computing electromagnetics, and layered media; parallelization of fast algorithms; inverse scattering, imaging, and physics-based Andreas Cangellaris signal processing Numerical techniques for electromagnetic modeling and simulation, microwave circuit design, speed VLSI Yun Chiu interconnects, electronic packaging, electromagnetic Integrated circuits, VLSI signal processing, device computer-aided design for high-speed digital and RF/ modeling and CAD, wire-line and wireless microwave electronics, antenna modeling, optoelectronic communications interconnects, electromagnetic modeling for nonlinear optics 2 Hyungsoo Choi J. Gary Eden Precursors for nanoscale materials synthesis, including Ultraviolet and visible lasers and laser spectroscopy, syntheses and development of tailored organometallic, microcavity plasma devices and arrays, micro- and inorganic, and polymeric precursors; thin film and nanophotonic resonators; optical physics, including nanoparticle fabrication, including thin films, micro- and femtosecond laser spectroscopy and technology, and the nanoparticles, and nanowires/tubes via sol-gel processing, interaction of intense optical fields with matter, laser charged liquid cluster beam (CLCB) deposition, chemical magnetometry vapor deposition (CVD), chemical solution deposition (CSD), and precision particle fabrication (PPF) Milton Feng technology; electronic and optical materials, including High-speed devices and ICs for wireless and light emitting fabrication of electronic, optical, and magnetic materials transistors for optoelectronics (optoelectronic IC), for various devices involving thin films, micro- and monolithic microwave and millimeter-wave IC, digital IC, nanoparticles, nanowires/tubes of metals, metal nitrides high field transport properties, RF-MEMS for wireless and oxides utilizing their electronic, optical, communications, advanced Si-CMOS device physics optoelectronic, and magnetic properties; bimaterials, including fabrication of micro- and nanospheres/capsules Matthew Frank of biodegradable/compatible materials for advances drug Computer system architecture, parallel computing, delivery and tissue engineering program analysis, concurrency control, online algorithms Kent Choquette Patricia Franke Vertical cavity surface emitting lasers (VCSELs), micro- Atmospheric dynamics, including the dynamics and and nanocavity lasers, optoelectronic devices, selective thermodynamics of the upper atmosphere through data oxidation of compound semiconductors, hybrid analysis of radar and lidar data and through the numerical heterogenous integration, nanoprocessing fabrication, simulations of different types of flow; radar and optical photonic crystal materials, Si-based optoelectronics remote sensing of the upper atmosphere; computational electromagnetics, application of finite difference time Shun L. Chuang domain techniques to the problems of radar backscatter Optoelectronics, semiconductor lasers, modulators, from turbulent regions of the neutral atmosphere and
Load more

Recommended publications
  • The Significance of Anime As a Novel Animation Form, Referencing Selected Works by Hayao Miyazaki, Satoshi Kon and Mamoru Oshii
    The significance of anime as a novel animation form, referencing selected works by Hayao Miyazaki, Satoshi Kon and Mamoru Oshii Ywain Tomos submitted for the degree of Doctor of Philosophy Aberystwyth University Department of Theatre, Film and Television Studies, September 2013 DECLARATION This work has not previously been accepted in substance for any degree and is not being concurrently submitted in candidature for any degree. Signed………………………………………………………(candidate) Date …………………………………………………. STATEMENT 1 This dissertation is the result of my own independent work/investigation, except where otherwise stated. Other sources are acknowledged explicit references. A bibliography is appended. Signed………………………………………………………(candidate) Date …………………………………………………. STATEMENT 2 I hereby give consent for my dissertation, if accepted, to be available for photocopying and for inter-library loan, and for the title and summary to be made available to outside organisations. Signed………………………………………………………(candidate) Date …………………………………………………. 2 Acknowledgements I would to take this opportunity to sincerely thank my supervisors, Elin Haf Gruffydd Jones and Dr Dafydd Sills-Jones for all their help and support during this research study. Thanks are also due to my colleagues in the Department of Theatre, Film and Television Studies, Aberystwyth University for their friendship during my time at Aberystwyth. I would also like to thank Prof Josephine Berndt and Dr Sheuo Gan, Kyoto Seiko University, Kyoto for their valuable insights during my visit in 2011. In addition, I would like to express my thanks to the Coleg Cenedlaethol for the scholarship and the opportunity to develop research skills in the Welsh language. Finally I would like to thank my wife Tomoko for her support, patience and tolerance over the last four years – diolch o’r galon Tomoko, ありがとう 智子.
    [Show full text]
  • HELLAS: a Specialized Architecture for Interactive Deformable Object Modeling
    HELLAS: A Specialized Architecture for Interactive Deformable Object Modeling Shrirang Yardi Benjamin Bishop Thomas Kelliher Department of Electrical and Department of Computing Department of Mathematics Computer Engineering Sciences and Computer Science Virginia Tech University of Scranton Goucher College Blacksburg, VA Scranton, PA Baltimore, MD [email protected] [email protected] [email protected] ABSTRACT more realistic models, it is likely that the computational Applications involving interactive modeling of deformable resources required by these simulations may continue to ex- objects require highly iterative, floating-point intensive nu- ceed those provided by the incremental advances in general- merical simulations. As the complexity of these models in- purpose systems [12]. This has created an interest in the creases, the computational power required for their simula- use of specialized hardware that provides high performance tion quickly grows beyond the capabilities of current gen- computational engines to accelerate such floating-point in- eral purpose systems. In this paper, we present the design tensive applications [6, 7]. of a low–cost, high–performance, specialized architecture to Our research focuses on the design of such specialized sys- accelerate these simulations. Our aim is to use such special- tems. However, our approach has several important differ- ized hardware to allow complex interactive physical model- ences as compared to previous work in this area: (i) we ing even on consumer-grade PCs. In this paper, we present specifically target algorithms that are numerically stable, details of the target algorithms, the HELLAS architecture, but are much more computationally intensive than those simulation results and lessons learned from our implemen- used by existing hardware implementations [3,6]; (ii) we aim tation.
    [Show full text]
  • Multiprocessing Contents
    Multiprocessing Contents 1 Multiprocessing 1 1.1 Pre-history .............................................. 1 1.2 Key topics ............................................... 1 1.2.1 Processor symmetry ...................................... 1 1.2.2 Instruction and data streams ................................. 1 1.2.3 Processor coupling ...................................... 2 1.2.4 Multiprocessor Communication Architecture ......................... 2 1.3 Flynn’s taxonomy ........................................... 2 1.3.1 SISD multiprocessing ..................................... 2 1.3.2 SIMD multiprocessing .................................... 2 1.3.3 MISD multiprocessing .................................... 3 1.3.4 MIMD multiprocessing .................................... 3 1.4 See also ................................................ 3 1.5 References ............................................... 3 2 Computer multitasking 5 2.1 Multiprogramming .......................................... 5 2.2 Cooperative multitasking ....................................... 6 2.3 Preemptive multitasking ....................................... 6 2.4 Real time ............................................... 7 2.5 Multithreading ............................................ 7 2.6 Memory protection .......................................... 7 2.7 Memory swapping .......................................... 7 2.8 Programming ............................................. 7 2.9 See also ................................................ 8 2.10 References .............................................
    [Show full text]
  • Graphics Hardware
    Department of Computer Engineering Graphics Hardware Ulf Assarsson Graphics hardware – why? l About 100x faster! l Another reason: about 100x faster! l Simple to pipeline and parallelize l Current hardware based on triangle rasterization with programmable shading (e.g., OpenGL acceleration) l Ray tracing: there are research architetures, and few commercial products – Renderdrive, RPU, (Gelato), NVIDIA OptiX 2 3 Perspective-correct texturing l How is texture coordinates interpolated over a triangle? l Linearly? Linear interpolation Perspective-correct interpolation l Perspective-correct interpolation gives foreshortening effect! l Hardware does this for you, but you need to understand this anyway! 4 5 Recall the following l Before projection, v, and after p (p=Mv) l After projection pw is not 1! l Homogenization: (px /pw , py /pw , pz /pw , 1) l Gives (px´, py ´ , pz´ , 1) 6 Texture coordinate interpolation l Linear interpolation does not work l Rational linear interpolation does: – u(x)=(ax+b) / (cx+d) (along a scanline where y=constant) – a,b,c,d are computed from triangle’s vertices (x,y,z,w,u,v) l Not really efficient l Smarter: – Compute (u/w,v/w,1/w) per vertex – These quantities can be linearly interpolated! – Then at each pixel, compute 1/(1/w)=w – And obtain: (w*u/w,w*v/w)=(u,v) – The (u,v) are perspectively-correct interpolated l Need to interpolate shading this way too – Though, not as annoying as textures l Since linear interpolation now is OK, compute, e.g., Δ(u/w)/ Δx, and use this to update u/w when stepping in the x- direction (similarly for other parameters) 7 Put differently: l Linear interpolation in screen space does not work for u,v l Solution: – We have applied a non-linear transform to each vertex (x/w, y/w, z/w).
    [Show full text]
  • Corporate Backgrounder
    AGEIA PhysX FAQs for System and Board Partners For use in partner marketing materials KEY QUESTIONS 1: What exactly is the AGEIA PhysX Processor? 2: What is the Gaming Power Triangle? 3: What is physics for gaming? 4: What is a physics processor? 5: What makes the AGEIA PhysX hardware special? 6: Why do I need physics in my game? 7: Isn’t physics just juiced up graphics? 8: Can I get PhysX enabled games today? 9: Why do I need dedicated hardware for physics? 10: How do I get the new AGEIA PhysX processor into my PC? 11: How much does AGEIA PhysX cost? 12: How do games get PhysX-optimized? 13: Do I have to buy new hardware every year just to get new physics features? AGEIA Confidential March 2006 . 1 What exactly is the AGEIA PhysX Processor? The AGEIA PhysX processor is the first dedicated hardware accelerator for PC games that enables dynamic motion and interaction for a totally new gaming experience. Exciting immersive physical gaming feature that you can expect to see in next generation cutting edge titles will include groundbreaking physics features such as: * Explosions that cause dust and collateral debris * Characters with complex, jointed geometries for more life-like motion and interaction * Spectacular new weapons with unpredictable effects * Cloth that drapes and tears the way you expect it to * Lush foliage that sways naturally when brushed against * Dense smoke & fog that billow around objects in motion What is the Gaming Power Triangle The gaming triangle represents the three critical PC processors that enable the best possible gaming experience.
    [Show full text]
  • Introduction
    A D V A N C E D C O M P U T E R G R A P H I C S Introduction (Thanks to Professions Andries van Dam and John Hughes) CMSC 635 January 15, 2013 Introduction ‹#›/16 A D V A N C E D C O M P U T E R G R A P H I C S What is Computer Graphics? • Computer graphics generally means creation, storage and manipulation of models and images • Such models come from diverse and expanding set of fields including physical, mathematical, artistic, biological, and even conceptual (abstract) structures Frame from animation by William Latham, shown at SIGGRAPH 1992. Latham uses rules that govern patterns of natural forms to create his artwork. CMSC 635 January 15, 2013 Introduction ‹#›/16 A D V A N C E D C O M P U T E R G R A P H I C S Modeling vs. Rendering • Modeling – Create models – Apply materials to models – Place models around scene – Place lights in scene – Place the camera • Rendering – Take “picture” with camera • Both can be done by modern commercial software: – Autodesk MayaTM ,3D Studio MaxTM, BlenderTM, etc. Point Light Spot Light Directional Light Ambient Light CS128 lighting assignment by Patrick Doran, Spring 2009 CMSC 635 January 15, 2013 Introduction ‹#›/16 A D V A N C E D C O M P U T E R G R A P H I C S Solved problem: Rendering Avatar 2009 CMSC 635 January 15, 2013 Introduction ‹#›/16 A D V A N C E D C O M P U T E R G R A P H I C S What is Interactive Computer Graphics? (1/2) • User controls contents, structure, and appearance of objects and their displayed images via rapid visual feedback • Basic components of an interactive graphics system – input (e.g., mouse, tablet and stylus, multi-touch…) – processing (and storage) – display/output (e.g., screen, paper-based printer, video recorder…) • First truly interactive graphics system, Sketchpad, pioneered at MIT by Ivan Sutherland for his 1963 Ph.D.
    [Show full text]
  • Multicore: Why Is It Happening Now? Eller Hur Mår Moore’S Lag?
    Multicore: Why is it happening now? eller Hur Mår Moore’s Lag? Erik Hagersten Uppsala Universitet Are we hitting the wall now? Pop: Can the transistors be made even smaller and faster? Performance Possible path, [log] but requires a paradigm shift 1000 ? Business as 100 ” w usual… La s re o Well uhm … 10 o M “ The transistors can p: Po be made smaller and PDC 1 Summer faster, but there are School other problems / 2010 Institutionen för informationsteknologi | www.it.uu.seNowMC 2 ©Erik Hagersten| user.it.uu.se/~ehYear Darling, I shrunk the computer Mainframes Super Minis: Microprocessor: Mem Multicore: Many CPUs on a Mem PDC Summer chip! School 2010 Institutionen för informationsteknologi | www.it.uu.se MC 3 ©Erik Hagersten| user.it.uu.se/~eh Multi-core CPUs: Ageia PhysX, a multi-core physics processing unit. Ambric Am2045, a 336-core Massively Parallel Processor Array (MPPA) AMD Athlon 64, Athlon 64 FX and Athlon 64 X2 family, dual-core desktop processors. Opteron, dual- and quad-core server/workstation processors. Phenom, triple- and quad-core desktop processors. Sempron X2, dual-core entry level processors. Turion 64 X2, dual-core laptop processors. Radeon and FireStream multi-core GPU/GPGPU (10 cores, 16 5-issue wide superscalar stream processors per core) ARM MPCore is a fully synthesizable multicore container for ARM9 and ARM11 processor cores, intended for high-performance embedded and entertainment applications. Azul Systems Vega 2, a 48-core processor. Broadcom SiByte SB1250, SB1255 and SB1455. Cradle Technologies CT3400 and CT3600, both multi-core DSPs. Cavium Networks Octeon, a 16-core MIPS MPU.
    [Show full text]
  • Gputerasort: High Performance Graphics Co-Processor Sorting For
    GPUTeraSort: High Performance Graphics Co­processor Sorting for Large Database Management Naga K. Govindaraju ∗ Jim Gray † Ritesh Kumar ∗ Dinesh Manocha ∗ naga,ritesh,dm @cs.unc.edu, [email protected] { } http://gamma.cs.unc.edu/GPUTERASORT ABSTRACT advanced memory units, and multi-processors to improve sorting performance. The current Indy PennySort record We present a new algorithm, GPUTeraSort, to sort billion- 1 record wide-key databases using a graphics processing unit benchmark , sorts a 40 GB database in 1541 seconds on a (GPU) Our algorithm uses the data and task parallelism $614 Linux/AMD system. on the GPU to perform memory-intensive and compute- However, current external memory sort performance is intensive tasks while the CPU is used to perform I/O and limited by the traditional Von Neumann style architecture resource management. We therefore exploit both the high- of the CPU. Computer architects use data caches to amelio- bandwidth GPU memory interface and the lower-bandwidth rate the CPU and the main memory bottleneck; but, CPU- CPU main memory interface and achieve higher memory based sorting algorithms incur significant cache misses on bandwidth than purely CPU-based algorithms. GPUTera- large datasets. Sort is a two-phase task pipeline: (1) read disk, build keys, This article shows how to use a commodity graphics pro- sort using the GPU, generate runs, write disk, and (2) read, cessing unit (GPU) as a co-processor to sort large datasets. merge, write. It also pipelines disk transfers and achieves GPUs are programmable parallel architectures designed for near-peak I/O performance. We have tested the perfor- real-time rasterization of geometric primitives - but they mance of GPUTeraSort on billion-record files using the stan- are also highly parallel vector co-processors.
    [Show full text]
  • The Hardware Accelerated Physics Engine with Operating Parameters Controlling the Numerical Error Tolerance 1
    International Journal of Advanced Science and Technology Vol.119 (2018), pp.145-152 http://dx.doi.org/10.14257/ijast.2018.119.13 The Hardware Accelerated Physics Engine with Operating Parameters Controlling the Numerical Error Tolerance 1 Youngsik Kim Department of Game and Multimedia Engineering, Korea Polytechnic University [email protected] Abstract This paper designed the dedicated hardware pipeline for interactive 3D entertainment system considering parallelization characteristics of rigid body physics simulation. This paper also analyzed the large parallelization characteristics of independent rigid group units connected to joints in hierarchical collision detection and design a hardware structure suitable for each parallel processing stage by extracting small data parallelization characteristics of each constraint row unit of LCP equation. Also, this paper performed control such as the number of loop repetitions by performing hardware trade-off in which numerical error is reduced within visual error tolerance by setting error attenuation parameter (ERP) and constraint force mixing (CFM) as driving parameters. Keywords: Hardware Accelerator, Physics Engine, Open Dynamics Engine, Numerical Error Tolerance 1. Introduction The importance of physics engine for simulating the motion of an object about physical phenomena (mass, speed, friction, collision) of nature in the interactive 3D game, virtual reality, 3D animation and robotics industry is becoming more and more important [1-4]. In a car racing game, it is better to use a physics engine simulation than a keyframe animation created by an artist, as it slips by centrifugal force when cornering and collides head-on with other cars. It would be much more natural to model an automobile as a rigid body with mass, a moment of inertia, velocity, etc., and simulate the kinematic motion of the body due to collision or friction.
    [Show full text]
  • F06 Physics Processor
    Nicholas Bannister, Vinay Chaudhary, Aaron Hoy, Charles Norman, Jeremy Weagley Team VerchuCom PPU + Demo Final Report What We Built Game Description Overall Implementation Our original plan of action was to implement the game of Worms that utilized a customized Physics Processing Unit (PPU) built on the FPGA. We had planned to run the game on the Workstation, send objects back and forth to a shared bank of memory on the board, and update the objects’ state using the PPU. However, we came to realize that Worms would not fully show off our main feature of the project, which is the PPU. Therefore, we decided to create a “demo” which basically consisted of a bunch of squares interacting with each other, wind resistance and gravity within a confined area. We then took it to the next level and implemented a simple 2-player shooter game. The object of the game is for each player to destroy all of their squares, either blue or square, before their opponent. Each person has unlimited regular ammo along with 2 “nuclear bombs,” which destroy all of the bombs within a certain radius. Physics Processing Unit (PPU) We designed a specialized CPU (A PPU) that operates on structs representing 2 dimensional objects (position, velocity, acceleration, orientation, etc.). It modeled various particle effects, such as • Model collisions between particles and elastic/inelastic collisions • Effects of Gravity • Wind Resistance The accelerator sits in a basic iteration loop that applies each of the various effects on all the particles in memory, updating their positions, velocities, etc. based on physics.
    [Show full text]
  • PC Hardware Contents
    PC Hardware Contents 1 Computer hardware 1 1.1 Von Neumann architecture ...................................... 1 1.2 Sales .................................................. 1 1.3 Different systems ........................................... 2 1.3.1 Personal computer ...................................... 2 1.3.2 Mainframe computer ..................................... 3 1.3.3 Departmental computing ................................... 4 1.3.4 Supercomputer ........................................ 4 1.4 See also ................................................ 4 1.5 References ............................................... 4 1.6 External links ............................................. 4 2 Central processing unit 5 2.1 History ................................................. 5 2.1.1 Transistor and integrated circuit CPUs ............................ 6 2.1.2 Microprocessors ....................................... 7 2.2 Operation ............................................... 8 2.2.1 Fetch ............................................. 8 2.2.2 Decode ............................................ 8 2.2.3 Execute ............................................ 9 2.3 Design and implementation ...................................... 9 2.3.1 Control unit .......................................... 9 2.3.2 Arithmetic logic unit ..................................... 9 2.3.3 Integer range ......................................... 10 2.3.4 Clock rate ........................................... 10 2.3.5 Parallelism .........................................
    [Show full text]
  • A Comprehensive Survey of Various Processor Types & Latest
    International Journal of Research and Scientific Innovation (IJRSI) | Volume V, Issue IV, April 2018 | ISSN 2321–2705 A Comprehensive Survey of Various Processor types & Latest Architectures Harisha M.S1, Dr. D. Jayadevappa2 1Research Scholar, Jain University, Bangalore, Karnataka, India 2Professor, Electronics Instrumentation, Dept., JSSATE, Bangalore, Karnataka, India Abstract- This technology survey paper covers application based Processors- ASIP, Processor based on Flynn’s classification which includes SISD, SIMD, MISD, MIMD, Special processors like Graphics processing unit (GPU), Physics processing unit (PPU), Digital signal processor (DSP), network processor, front end processor, co-processor and processor based on number of cores which includes- single core, multi core, multi- processor, hyper threading and multi core with shared cache processors. Keywords- ASIP, SISD, SIMD, MISD, MIMD, GPU, PPU, DSP, Network processor, coprocessor. I. INTRODUCTION A. Types of processors- Processor based on application Application-specific instruction-set processor (ASIP) Application-specific instruction set processor is a component Fig.2 Flynn’s classification used in system-on-a-chip design. The instruction set of an SISD & SIMD ASIP is designed to benefit a specific application [1]. This specialization of the core provides a tradeoff between the flexibility of a general purpose CPU and the performance of an ASIC. Fig.3 SISD and SIMD SISD SISD is a computer architecture in which a single uni-core processor executes a single instruction . Fig.1 ASIP stream, to operate on data stored in a single memory. A sequential computer which exploits no parallelism B. Processor types based on Flynn’s classification in either the instruction or data streams. In Flynn's taxonomy, the processors are classified based on Examples of SISD architecture are the traditional the number of concurrent instruction and data streams uniprocessor machines like PC or old mainframes available in the architecture: Single Instruction Single Data [3].
    [Show full text]