DOCSLIB.ORG

Design for Smaller, Lighter and Faster ICT Products: Technical Expertise, Infrastructures and Processes

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Design for Smaller, Lighter and Faster ICT Products: Technical Expertise, Infrastructures and Processes Advances in Science, Technology and Engineering Systems Journal Vol. 2, No. 3, 1114-1128 (2017) ASTESJ www.astesj.com ISSN: 2415-6698 Special Issue on Recent Advances in Engineering Systems Design for Smaller, Lighter and Faster ICT Products: Technical Expertise, Infrastructures and Processes Omer Aydin*, Orhan Uçar Research and Development Department, Netaş, 34912, Turkey A R T I C L E I N F O A B S T R A C T Article history: For the design of Information and Communications Technology (ICT) related products, Received: 12 May, 2017 basic level of technical expertise and simple development tools were enough in the early Accepted: 14 June, 2017 1980s. As time goes by, new generation products designed by engineers are always Online: 16 July, 2017 expected to be smaller, lighter and faster, due to the increasing global competition and Keywords: the application of hardware and software in every area of our lives. In order to be able to Information and Communications respond to these needs, engineers have always had to produce new technologies and Technology solutions. In this sense, hardware related technologies have been growing much faster Product Development such as System on Chips (SoC), displays, batteries and other materials used in the ICT products. Designers have been diversifying software development processes and tools remarkably for new applications and constantly developing new communication standards. In this article, all the main design phases are presented starting from the system design to the product validation and test. As can be seen from the relevant sections, in order to design an ICT product, very deep technical expertise, expensive development and verification infrastructures are needed in the relevant fields. 1. Introduction consumer decisions. Especially for mobile and wearable ICT products, the owned products are tools through which consumers Before the 1980s, in the design process of Information and express their identities. Thus, besides the proper functionality of Communication Technology (ICT) products, it was sufficient to the product, different factors, such as emotional response of the have technical expertise at the basic level such as entry-level customers should be taken into account in the product design. material knowledge, basic skills in using measurement equipment, Therefore, today’s development processes are becoming too and the ability to use simple compilers in related fields. In those complex and multifaceted. years, functionality was the main concern for the product design. Furthermore, the development processes and infrastructures were Until mid 1970s, the design and manufacturing processes of much simpler than today. In the modern era, due to the advents in ICT products were mostly based on nonautomated or semi- technology, the emergence of new composite materials, the automated processes, where technical hand-skill of the operator introduction of effective production methods and the rise and on- usually plays a crucial role. PCB (Printed Circuit Board) design going diversification of consumer expectations, product design and production were made by hand work, with Letraset and paper process is getting more complex. In order to meet new product [1]. The use of the computer in the design process of ICT development requirements, a multidisciplinary approach is products was a revolution. Computer-aided design not only required to synthesize respective knowledge from various accelerated the design and manufacturing processes, but also disciplines, such as anthropology, sociology, physics, chemistry, resulted in a significant reduction in the related human errors. environment, etc.. In the rise of today’s consumer culture, Moreover, the decrease in the duration of the design allows the functional satisfaction is no longer a mere reason of purchasing production of more complex ICT products. The automation of the goods and services, while social factors substantially affect manufacturing of ICT products greatly increased the manufacturing volume and reduced the cost of the products that *Corresponding Author: Omer Aydin, Research and Development Department, Netaş, 34912, Turkey, +902165222682, [email protected] could provide the functionality never achieved before. www.astesj.com 1114 https://dx.doi.org/10.25046/aj0203141 O. Aydin et al. / Advances in Science, Technology and Engineering Systems Journal Vol. 2, No. 3, 1114-1128 (2017) The first commercial microprocessor was Intel 4004 (4-bit), time and cost elements of the product design, production, which was intended for use for use in a calculator in 1971 [2]. delivery and maintenance activities [5]. System engineers may Today, multi-core processors with high processing power are suggest either a new product on a new product or adding a new required in the design of broadband wired or wireless products or feature to an existing product, based on the feasibility study. Prior high-capacity IP (Internet Protocol) switching devices. These to a detailed system design, the general system-level design needs processors include dedicated coprocessors, special data transfer to be prepared by the system engineers. After performing a paths and data processing units, along with a large number of detailed study of product description, the functional behaviour ARM (Advanced RISC-Reduced Instruction Set Computing- and the basic system architecture are developed. This is the most Machine) and DSP (Digital Signal Processor) processor cores critical step in the design of complex products. The ability to running at gigahertz speeds [3]. In order to meet wide range of meet the additional requirements for the designed system depends the required features, it is necessary to develop high performance on the flexibility and extensibility of the system design. For a software spread across tens of thousands of source files and, system engineer, expertise and skills in all areas described in this composed of millions of lines, which is designed to exploit the paper are required in order to achieve the necessary engineering potential of the available hardware resources [4]. On the other activities. hand, the hardware provides multi-core CPUs capable of performing hundreds of billions of operations per second and 3. Design for Software Platform: Hardware Design very high-speed and high-capacity data transmission interfaces. Hardware design consists of establishing system and/or In addition, for the design of an ICT product, technical expertise subsystem hardware and mechanical infrastructure in order to and dedicated infrastructure is required related to mechanical achieve defined system, software and platform requirements. design, thermal analysis, electromagnetic compatibility, product These requirements are concerned with the platform, mechanical integrity and reliability, product testing and verification. As a dimensions, power consumption and environmental conditions, result, the complex technological structure of ICT products such as high/low temperature, humidity, shock, vibration, entails the use of various advanced engineering skills in the radiation, air pressure, Electromagnetic Compatibility (EMC) and design process. Electromagnetic Interference (EMI). In this article, various technical expertise, infrastructure and In this Section, first PCB design with signal and power processes necessary to design an ICT product will be described. integrity issues will be introduced. After that, the evolution of These technical expertises are related to system design, hardware hardware IC design and developments in manufacturing design, mechanical design and software design, verification and techniques will be explained. Later, SoC IC concept; application production. specific and high capacity ICs with multiple functions and After a brief and formal definition of system design given in interfaces will be pointed out. On the last part, 3D(3 Dimension) Section 2, issues in today’s hardware design is discussed in IC design technique for smaller and less power consuming ICs, details in Section 3. In this section, PCB design, signal and power developments in RF design, EMI/EMC and energy efficiency integrity, recent developments in IC (Integrated Circuit) subjects will be covered. technologies, developments in manufacturing technologies, 3.1. PCBs (Printed Circuit Boards) System on Chip (SoC) technologies, recent developments in RF (Radio Frequency) design and EMC/EMI, and concerns related to The first PCBs were used as early as 1900's. In those years, energy efficiency are considered. In this section, the requirements various materials like Bakelite and Masonite, plain old thin of a specific hardware design in today's technology are wooden pieces were used as PCB materials [6]. These PCB considered as an example. materials were drilled into the holes and the brass wires were Section 4 is concerned with mechanical design and discusses riveting on the material. Over the following years, circuit sizes design considerations in the choice of materials to meet the were reduced with the use of double-sided and multilayer PCBs requirements of the used process. and hot air soldering methods. Section 5 discusses issues in software design. In this section, In the 1980s, surface mount components became the preferred the development steps and troubles from the past to the present option rather than through-hole components. In the 1990s and are given, followed by the related development processes, which 2000s, the complexity of modern circuit boards increased and are formed because
Load more

Recommended publications
  • HELLAS: a Specialized Architecture for Interactive Deformable Object Modeling
    HELLAS: A Specialized Architecture for Interactive Deformable Object Modeling Shrirang Yardi Benjamin Bishop Thomas Kelliher Department of Electrical and Department of Computing Department of Mathematics Computer Engineering Sciences and Computer Science Virginia Tech University of Scranton Goucher College Blacksburg, VA Scranton, PA Baltimore, MD [email protected] [email protected] [email protected] ABSTRACT more realistic models, it is likely that the computational Applications involving interactive modeling of deformable resources required by these simulations may continue to ex- objects require highly iterative, floating-point intensive nu- ceed those provided by the incremental advances in general- merical simulations. As the complexity of these models in- purpose systems [12]. This has created an interest in the creases, the computational power required for their simula- use of specialized hardware that provides high performance tion quickly grows beyond the capabilities of current gen- computational engines to accelerate such floating-point in- eral purpose systems. In this paper, we present the design tensive applications [6, 7]. of a low–cost, high–performance, specialized architecture to Our research focuses on the design of such specialized sys- accelerate these simulations. Our aim is to use such special- tems. However, our approach has several important differ- ized hardware to allow complex interactive physical model- ences as compared to previous work in this area: (i) we ing even on consumer-grade PCs. In this paper, we present specifically target algorithms that are numerically stable, details of the target algorithms, the HELLAS architecture, but are much more computationally intensive than those simulation results and lessons learned from our implemen- used by existing hardware implementations [3,6]; (ii) we aim tation.
    [Show full text]
  • Multiprocessing Contents
    Multiprocessing Contents 1 Multiprocessing 1 1.1 Pre-history .............................................. 1 1.2 Key topics ............................................... 1 1.2.1 Processor symmetry ...................................... 1 1.2.2 Instruction and data streams ................................. 1 1.2.3 Processor coupling ...................................... 2 1.2.4 Multiprocessor Communication Architecture ......................... 2 1.3 Flynn’s taxonomy ........................................... 2 1.3.1 SISD multiprocessing ..................................... 2 1.3.2 SIMD multiprocessing .................................... 2 1.3.3 MISD multiprocessing .................................... 3 1.3.4 MIMD multiprocessing .................................... 3 1.4 See also ................................................ 3 1.5 References ............................................... 3 2 Computer multitasking 5 2.1 Multiprogramming .......................................... 5 2.2 Cooperative multitasking ....................................... 6 2.3 Preemptive multitasking ....................................... 6 2.4 Real time ............................................... 7 2.5 Multithreading ............................................ 7 2.6 Memory protection .......................................... 7 2.7 Memory swapping .......................................... 7 2.8 Programming ............................................. 7 2.9 See also ................................................ 8 2.10 References .............................................
    [Show full text]
  • Graphics Hardware
    Department of Computer Engineering Graphics Hardware Ulf Assarsson Graphics hardware – why? l About 100x faster! l Another reason: about 100x faster! l Simple to pipeline and parallelize l Current hardware based on triangle rasterization with programmable shading (e.g., OpenGL acceleration) l Ray tracing: there are research architetures, and few commercial products – Renderdrive, RPU, (Gelato), NVIDIA OptiX 2 3 Perspective-correct texturing l How is texture coordinates interpolated over a triangle? l Linearly? Linear interpolation Perspective-correct interpolation l Perspective-correct interpolation gives foreshortening effect! l Hardware does this for you, but you need to understand this anyway! 4 5 Recall the following l Before projection, v, and after p (p=Mv) l After projection pw is not 1! l Homogenization: (px /pw , py /pw , pz /pw , 1) l Gives (px´, py ´ , pz´ , 1) 6 Texture coordinate interpolation l Linear interpolation does not work l Rational linear interpolation does: – u(x)=(ax+b) / (cx+d) (along a scanline where y=constant) – a,b,c,d are computed from triangle’s vertices (x,y,z,w,u,v) l Not really efficient l Smarter: – Compute (u/w,v/w,1/w) per vertex – These quantities can be linearly interpolated! – Then at each pixel, compute 1/(1/w)=w – And obtain: (w*u/w,w*v/w)=(u,v) – The (u,v) are perspectively-correct interpolated l Need to interpolate shading this way too – Though, not as annoying as textures l Since linear interpolation now is OK, compute, e.g., Δ(u/w)/ Δx, and use this to update u/w when stepping in the x- direction (similarly for other parameters) 7 Put differently: l Linear interpolation in screen space does not work for u,v l Solution: – We have applied a non-linear transform to each vertex (x/w, y/w, z/w).
    [Show full text]
  • Corporate Backgrounder
    AGEIA PhysX FAQs for System and Board Partners For use in partner marketing materials KEY QUESTIONS 1: What exactly is the AGEIA PhysX Processor? 2: What is the Gaming Power Triangle? 3: What is physics for gaming? 4: What is a physics processor? 5: What makes the AGEIA PhysX hardware special? 6: Why do I need physics in my game? 7: Isn’t physics just juiced up graphics? 8: Can I get PhysX enabled games today? 9: Why do I need dedicated hardware for physics? 10: How do I get the new AGEIA PhysX processor into my PC? 11: How much does AGEIA PhysX cost? 12: How do games get PhysX-optimized? 13: Do I have to buy new hardware every year just to get new physics features? AGEIA Confidential March 2006 . 1 What exactly is the AGEIA PhysX Processor? The AGEIA PhysX processor is the first dedicated hardware accelerator for PC games that enables dynamic motion and interaction for a totally new gaming experience. Exciting immersive physical gaming feature that you can expect to see in next generation cutting edge titles will include groundbreaking physics features such as: * Explosions that cause dust and collateral debris * Characters with complex, jointed geometries for more life-like motion and interaction * Spectacular new weapons with unpredictable effects * Cloth that drapes and tears the way you expect it to * Lush foliage that sways naturally when brushed against * Dense smoke & fog that billow around objects in motion What is the Gaming Power Triangle The gaming triangle represents the three critical PC processors that enable the best possible gaming experience.
    [Show full text]
  • Introduction
    A D V A N C E D C O M P U T E R G R A P H I C S Introduction (Thanks to Professions Andries van Dam and John Hughes) CMSC 635 January 15, 2013 Introduction ‹#›/16 A D V A N C E D C O M P U T E R G R A P H I C S What is Computer Graphics? • Computer graphics generally means creation, storage and manipulation of models and images • Such models come from diverse and expanding set of fields including physical, mathematical, artistic, biological, and even conceptual (abstract) structures Frame from animation by William Latham, shown at SIGGRAPH 1992. Latham uses rules that govern patterns of natural forms to create his artwork. CMSC 635 January 15, 2013 Introduction ‹#›/16 A D V A N C E D C O M P U T E R G R A P H I C S Modeling vs. Rendering • Modeling – Create models – Apply materials to models – Place models around scene – Place lights in scene – Place the camera • Rendering – Take “picture” with camera • Both can be done by modern commercial software: – Autodesk MayaTM ,3D Studio MaxTM, BlenderTM, etc. Point Light Spot Light Directional Light Ambient Light CS128 lighting assignment by Patrick Doran, Spring 2009 CMSC 635 January 15, 2013 Introduction ‹#›/16 A D V A N C E D C O M P U T E R G R A P H I C S Solved problem: Rendering Avatar 2009 CMSC 635 January 15, 2013 Introduction ‹#›/16 A D V A N C E D C O M P U T E R G R A P H I C S What is Interactive Computer Graphics? (1/2) • User controls contents, structure, and appearance of objects and their displayed images via rapid visual feedback • Basic components of an interactive graphics system – input (e.g., mouse, tablet and stylus, multi-touch…) – processing (and storage) – display/output (e.g., screen, paper-based printer, video recorder…) • First truly interactive graphics system, Sketchpad, pioneered at MIT by Ivan Sutherland for his 1963 Ph.D.
    [Show full text]
  • Multicore: Why Is It Happening Now? Eller Hur Mår Moore’S Lag?
    Multicore: Why is it happening now? eller Hur Mår Moore’s Lag? Erik Hagersten Uppsala Universitet Are we hitting the wall now? Pop: Can the transistors be made even smaller and faster? Performance Possible path, [log] but requires a paradigm shift 1000 ? Business as 100 ” w usual… La s re o Well uhm … 10 o M “ The transistors can p: Po be made smaller and PDC 1 Summer faster, but there are School other problems / 2010 Institutionen för informationsteknologi | www.it.uu.seNowMC 2 ©Erik Hagersten| user.it.uu.se/~ehYear Darling, I shrunk the computer Mainframes Super Minis: Microprocessor: Mem Multicore: Many CPUs on a Mem PDC Summer chip! School 2010 Institutionen för informationsteknologi | www.it.uu.se MC 3 ©Erik Hagersten| user.it.uu.se/~eh Multi-core CPUs: Ageia PhysX, a multi-core physics processing unit. Ambric Am2045, a 336-core Massively Parallel Processor Array (MPPA) AMD Athlon 64, Athlon 64 FX and Athlon 64 X2 family, dual-core desktop processors. Opteron, dual- and quad-core server/workstation processors. Phenom, triple- and quad-core desktop processors. Sempron X2, dual-core entry level processors. Turion 64 X2, dual-core laptop processors. Radeon and FireStream multi-core GPU/GPGPU (10 cores, 16 5-issue wide superscalar stream processors per core) ARM MPCore is a fully synthesizable multicore container for ARM9 and ARM11 processor cores, intended for high-performance embedded and entertainment applications. Azul Systems Vega 2, a 48-core processor. Broadcom SiByte SB1250, SB1255 and SB1455. Cradle Technologies CT3400 and CT3600, both multi-core DSPs. Cavium Networks Octeon, a 16-core MIPS MPU.
    [Show full text]
  • Gputerasort: High Performance Graphics Co-Processor Sorting For
    GPUTeraSort: High Performance Graphics Co­processor Sorting for Large Database Management Naga K. Govindaraju ∗ Jim Gray † Ritesh Kumar ∗ Dinesh Manocha ∗ naga,ritesh,dm @cs.unc.edu, [email protected] { } http://gamma.cs.unc.edu/GPUTERASORT ABSTRACT advanced memory units, and multi-processors to improve sorting performance. The current Indy PennySort record We present a new algorithm, GPUTeraSort, to sort billion- 1 record wide-key databases using a graphics processing unit benchmark , sorts a 40 GB database in 1541 seconds on a (GPU) Our algorithm uses the data and task parallelism $614 Linux/AMD system. on the GPU to perform memory-intensive and compute- However, current external memory sort performance is intensive tasks while the CPU is used to perform I/O and limited by the traditional Von Neumann style architecture resource management. We therefore exploit both the high- of the CPU. Computer architects use data caches to amelio- bandwidth GPU memory interface and the lower-bandwidth rate the CPU and the main memory bottleneck; but, CPU- CPU main memory interface and achieve higher memory based sorting algorithms incur significant cache misses on bandwidth than purely CPU-based algorithms. GPUTera- large datasets. Sort is a two-phase task pipeline: (1) read disk, build keys, This article shows how to use a commodity graphics pro- sort using the GPU, generate runs, write disk, and (2) read, cessing unit (GPU) as a co-processor to sort large datasets. merge, write. It also pipelines disk transfers and achieves GPUs are programmable parallel architectures designed for near-peak I/O performance. We have tested the perfor- real-time rasterization of geometric primitives - but they mance of GPUTeraSort on billion-record files using the stan- are also highly parallel vector co-processors.
    [Show full text]
  • The Hardware Accelerated Physics Engine with Operating Parameters Controlling the Numerical Error Tolerance 1
    International Journal of Advanced Science and Technology Vol.119 (2018), pp.145-152 http://dx.doi.org/10.14257/ijast.2018.119.13 The Hardware Accelerated Physics Engine with Operating Parameters Controlling the Numerical Error Tolerance 1 Youngsik Kim Department of Game and Multimedia Engineering, Korea Polytechnic University [email protected] Abstract This paper designed the dedicated hardware pipeline for interactive 3D entertainment system considering parallelization characteristics of rigid body physics simulation. This paper also analyzed the large parallelization characteristics of independent rigid group units connected to joints in hierarchical collision detection and design a hardware structure suitable for each parallel processing stage by extracting small data parallelization characteristics of each constraint row unit of LCP equation. Also, this paper performed control such as the number of loop repetitions by performing hardware trade-off in which numerical error is reduced within visual error tolerance by setting error attenuation parameter (ERP) and constraint force mixing (CFM) as driving parameters. Keywords: Hardware Accelerator, Physics Engine, Open Dynamics Engine, Numerical Error Tolerance 1. Introduction The importance of physics engine for simulating the motion of an object about physical phenomena (mass, speed, friction, collision) of nature in the interactive 3D game, virtual reality, 3D animation and robotics industry is becoming more and more important [1-4]. In a car racing game, it is better to use a physics engine simulation than a keyframe animation created by an artist, as it slips by centrifugal force when cornering and collides head-on with other cars. It would be much more natural to model an automobile as a rigid body with mass, a moment of inertia, velocity, etc., and simulate the kinematic motion of the body due to collision or friction.
    [Show full text]
  • F06 Physics Processor
    Nicholas Bannister, Vinay Chaudhary, Aaron Hoy, Charles Norman, Jeremy Weagley Team VerchuCom PPU + Demo Final Report What We Built Game Description Overall Implementation Our original plan of action was to implement the game of Worms that utilized a customized Physics Processing Unit (PPU) built on the FPGA. We had planned to run the game on the Workstation, send objects back and forth to a shared bank of memory on the board, and update the objects’ state using the PPU. However, we came to realize that Worms would not fully show off our main feature of the project, which is the PPU. Therefore, we decided to create a “demo” which basically consisted of a bunch of squares interacting with each other, wind resistance and gravity within a confined area. We then took it to the next level and implemented a simple 2-player shooter game. The object of the game is for each player to destroy all of their squares, either blue or square, before their opponent. Each person has unlimited regular ammo along with 2 “nuclear bombs,” which destroy all of the bombs within a certain radius. Physics Processing Unit (PPU) We designed a specialized CPU (A PPU) that operates on structs representing 2 dimensional objects (position, velocity, acceleration, orientation, etc.). It modeled various particle effects, such as • Model collisions between particles and elastic/inelastic collisions • Effects of Gravity • Wind Resistance The accelerator sits in a basic iteration loop that applies each of the various effects on all the particles in memory, updating their positions, velocities, etc. based on physics.
    [Show full text]
  • PC Hardware Contents
    PC Hardware Contents 1 Computer hardware 1 1.1 Von Neumann architecture ...................................... 1 1.2 Sales .................................................. 1 1.3 Different systems ........................................... 2 1.3.1 Personal computer ...................................... 2 1.3.2 Mainframe computer ..................................... 3 1.3.3 Departmental computing ................................... 4 1.3.4 Supercomputer ........................................ 4 1.4 See also ................................................ 4 1.5 References ............................................... 4 1.6 External links ............................................. 4 2 Central processing unit 5 2.1 History ................................................. 5 2.1.1 Transistor and integrated circuit CPUs ............................ 6 2.1.2 Microprocessors ....................................... 7 2.2 Operation ............................................... 8 2.2.1 Fetch ............................................. 8 2.2.2 Decode ............................................ 8 2.2.3 Execute ............................................ 9 2.3 Design and implementation ...................................... 9 2.3.1 Control unit .......................................... 9 2.3.2 Arithmetic logic unit ..................................... 9 2.3.3 Integer range ......................................... 10 2.3.4 Clock rate ........................................... 10 2.3.5 Parallelism .........................................
    [Show full text]
  • A Comprehensive Survey of Various Processor Types & Latest
    International Journal of Research and Scientific Innovation (IJRSI) | Volume V, Issue IV, April 2018 | ISSN 2321–2705 A Comprehensive Survey of Various Processor types & Latest Architectures Harisha M.S1, Dr. D. Jayadevappa2 1Research Scholar, Jain University, Bangalore, Karnataka, India 2Professor, Electronics Instrumentation, Dept., JSSATE, Bangalore, Karnataka, India Abstract- This technology survey paper covers application based Processors- ASIP, Processor based on Flynn’s classification which includes SISD, SIMD, MISD, MIMD, Special processors like Graphics processing unit (GPU), Physics processing unit (PPU), Digital signal processor (DSP), network processor, front end processor, co-processor and processor based on number of cores which includes- single core, multi core, multi- processor, hyper threading and multi core with shared cache processors. Keywords- ASIP, SISD, SIMD, MISD, MIMD, GPU, PPU, DSP, Network processor, coprocessor. I. INTRODUCTION A. Types of processors- Processor based on application Application-specific instruction-set processor (ASIP) Application-specific instruction set processor is a component Fig.2 Flynn’s classification used in system-on-a-chip design. The instruction set of an SISD & SIMD ASIP is designed to benefit a specific application [1]. This specialization of the core provides a tradeoff between the flexibility of a general purpose CPU and the performance of an ASIC. Fig.3 SISD and SIMD SISD SISD is a computer architecture in which a single uni-core processor executes a single instruction . Fig.1 ASIP stream, to operate on data stored in a single memory. A sequential computer which exploits no parallelism B. Processor types based on Flynn’s classification in either the instruction or data streams. In Flynn's taxonomy, the processors are classified based on Examples of SISD architecture are the traditional the number of concurrent instruction and data streams uniprocessor machines like PC or old mainframes available in the architecture: Single Instruction Single Data [3].
    [Show full text]
  • Revisiting the Future ☺
    Revisiting the Future ☺ Erik Hagersten Uppsala University Sweden DARK2 in a nutshell 1. Memory Systems (caches, VM, DRAM, microbenchmarks, …) 2. Multiprocessors (TLP, coherence, interconnects, scalability, clusters, …) 3. CPUs (pipelines, ILP, scheduling, Superscalars, VLIWs, embedded, …) 4. Future: (physical limitations, TLP+ILP DARK in the CPU,…) 2009 Dept of Information Technology| www.it.uu.se 2 ©Erik Hagersten| user.it.uu.se/~eh How do we get good performance? Creating and exploring: 1) Locality a) Spatial locality b) Temporal locality c) Geographical locality 2) Parallelism a) Instruction level (ILP) b) Thread level (TLP) DARK c) Memory level (MLP) 2009 Dept of Information Technology| www.it.uu.se 3 ©Erik Hagersten| user.it.uu.se/~eh Ray Kurzweil pictures www.KurzweilAI.net/pps/WorldHealthCongress/ DARK 2009 Dept of Information Technology| www.it.uu.se 4 ©Erik Hagersten| user.it.uu.se/~eh Ray Kurzweil pictures www.KurzweilAI.net/pps/WorldHealthCongress/ DARK 2009 Dept of Information Technology| www.it.uu.se 5 ©Erik Hagersten| user.it.uu.se/~eh Ray Kurzweil pictures www.KurzweilAI.net/pps/WorldHealthCongress/ DARK 2009 Dept of Information Technology| www.it.uu.se 6 ©Erik Hagersten| user.it.uu.se/~eh Ray Kurzweil pictures www.KurzweilAI.net/pps/WorldHealthCongress/ DARK 2009 Dept of Information Technology| www.it.uu.se 7 ©Erik Hagersten| user.it.uu.se/~eh Doubling (or Halving) times Dynamic RAM Memory (bits per dollar) 1.5 years Average Transistor Price 1.6 years Microprocessor Cost per Transistor Cycle 1.1 years Total Bits Shipped
    [Show full text]