Digital Design Tools Guide
LATTICE SEMICONDUCTOR
Digital Design Tools Guide Lattice’s new ispDesignEXPERT ™ combines the power of HDL and ISP™ devices to support design with all ispLSI,® ispMACH,™ MACH,® ispGDX,® ispGAL,® GAL® and PAL® products. These tools are targeted to maximize user productivity and device performance. Linked with industry-leading third party VHDL and Verilog Synthesis and RTL Simulation tools from Exemplar Logic,® Model Technology,® Synplicity,® Synopsys ® and Advanced Design Assistant Tools ® Innoveda (formerly Viewlogic ), these systems provide a fully integrated • Performance Analyst and ispTA front to back design solution. • Explore Tool • Pin Editor Key Features: • Physical Viewer Powerful Open Systems • ispANALYZER Push Button Operation Lattice Functional and Timing Shrink Wrapped Solutions Including Simulator Leading CAE Vendor Tools Total ISP Programming Tools • Exemplar Logic UNIX Solutions • Model Technology • Combined UNIX Release • Synplicity Includes: • Innoveda - DesignDirect-Summit (Workstation) Easy to Learn and Use Design Support for all Lattice Devices - ispDesignEXPERT Compiler- Advanced (Workstation) • CPLD, ispGDX & SPLD Design Support HDL Optimized Logic Compiler Leading Third Party Tools Lattice Schematic Tools VHDL and Verilog Synthesis ABEL-HDL Entry RTL Simulation Tools Schematic Entry State Machine Entry Functional and Timing Simulation
Product Offering
orkview Office Exemplar ispDesignEXPERT Products MacrocellSupport LevelLeonardoSynplicity SpectrumSynplifySynopsysFPGA ExpressViewlogicW ModelModelSIM Tech License Type ispDesignEXPERT–HDL (Base) ≤600 Node Locked ispDesignEXPERT–HDL (Advanced) ALL Node Locked ispDesignEXPERT–Viewlogic (Base) ≤600 Node Locked ispDesignEXPERT–Viewlogic (Advanced) ALL Node Locked ispDesignEXPERT–Exemplar (Advanced) ALL Floating ispDesignEXPERT (Starter) ≤600 Node Locked ispDesignEXPERT (Advanced) ALL Floating UNIX Design Tools ALL Floating
1 Complete Third Party Support
ulation
SynthesisSchematicCompilerSim PC UNIX ispLSI ispMACH/MACH Aldec Cadence ExemplarLogic Mentor Graphics Model Technology OrCAD (Cadence) Synopsys Synplicity
VeriBest (Mentor Graphics) Innoveda (Viewlogic) OVI Compliant Verilog VITAL Compliant VHDL
Software Ordering Information
Product Part Number Maintenance Maintenance Reinstatement* ispDesignEXPERT-HDL (Base) DE-HDL-BASE-PC-N DE-HDL-BASE-PCM-N DE-HDL-BASE-PCMR-N ispDesignEXPERT-HDL (Advanced) DE-HDL-ADV-PC-N DE-HDL-ADV-PCM-N DE-HDL-ADV-PCMR-N ispDesignEXPERT-Viewlogic (Base) DE-VLG-BASE-PC-N DE-VLG-BASE-PCM-N DE-VLG-BASE-PCMR-N ispDesignEXPERT-Viewlogic (Advanced) DE-VLG-ADV-PC-N DE-VLG-ADV-PCM-N DE-VLG-ADV-PCMR-N ispDesignEXPERT-Exemplar (Advanced) DE-EXM-ADV-PC-F DE-EXM-ADV-PCM-F DE-EXM-ADV-PCMR-F ispDesignEXPERT-Starter n/a n/a n/a ispDesignEXPERT (Advanced) DE-ADV-PC-F DE-ADV-PCM-F DE-ADV-PCMR-F UNIX Design Tools EXDD-ADV-WS-F EXDD-ADV-WSM-F EXDD-ADV-WSMR-F Innoveda-Speedwave VHDL PDS3307-PC3 PDS3307M-PC3 PDS3307MR-PC3 Simulator (Advanced)
*Maintenance period lapsed longer than 60 days
Maintenance for Continued Support Platform Support One year of maintenance support is included with the purchase PC of every Lattice software product. Annual maintenance agreements • Windows 2000 are available to cover continued device and feature support. • Windows NT 4.x • Windows 98 • Windows 95
UNIX • Solaris 2.5, 2.6 • HPUX 10.x
2 Lattice’s ispDesignEXPERT is a fourth generation logic Design Entry compiler supporting ispLSI, ispMACH, MACH, GAL and PAL design. Lattice has teamed with leaders in third party synthesis VHDL and Verilog Lattice offers synthesis tools from and simulation software, such as Exemplar Logic, Model the world’s leading CAE vendors Technology, Synopsys, Synplicity, and Innoveda Systems, Exemplar Logic to provide the very best in design entry, verification, and Synopsys implementation tools. With ispDesignEXPERT, designing with Synplicity Lattice programmable devices is easy and efficient.
Lattice Schematic and Symbol Editor Each design tool package includes Lattice’s Schematic and Symbol Editor Hierarchical Design Mixed Language and Schematic Extensive Primitive Library
ABEL ABEL language entry is included in every Lattice design tool package Powerful Syntax Familiar and Easy to Use ispDesignEXPERT– Product Navigator Built-in Text Editor
Whether you use schematic, state machine, ABEL or high-level VHDL and Verilog design entry, ispDesignEXPERT is optimized for high performance logic implementation. Advanced Design Assistants provide quick and easy design analysis and debug capabilities.
Innoveda’s ViewDraw Included in Lattice’s Viewlogic packages, ViewDraw allows mixed mode design Mixed Schematic and VHDL Design Schematic and Symbol Editor Dynamic Links to Simulator
3 Simulation and Verification Design Assistants Programming
ModelSIM Pin Assignment Editor ispVM™ System ModelSIM, a world leader in simulation, Graphical pin editor for ispLSI PC programming tools integrated is included with each of Lattice’s HDL device design into the Project Navigator and Exemplar tools Define and Assign Pins Graphically ISP Daisy Chain Download VHDL and Verilog RTL Simulator Point and Click Operation LatticePRO Gate-Level Timing Simulator Multiple Views ispVM Download Integrated into the Project Navigator
ispVM EMBEDDED New Virtual Machine source pro- Lattice Simulator grams which can be embedded into Physical Viewer Included in every package and microprocessor or microcontroller completely integrated into the Graphically displays design routines for programming devices implementation details design flow Single Chain In-System Gate-level Timing Simulator Displays Logic Resource Usage Programming Functional Equation Simulator Shows Data Propagation Paths Multi-Vendor Waveform Viewer Device Navigator and Connectivity Multi-Device Windows
Innoveda’s ViewSim ispATE® Static Timing Analyzers ViewSim is a high performance, Built-in utility generates program- event-driven digital simulator Performance Analyst and ispTA for ming vectors for popular final ispMACH and ispLSI devices board test equipment Timing and Functional Simulator Spreadsheet Format Genrad, HP, Teradyne, Marconi Back Annotation to ViewDraw Trace any Path with a Simple Click Support Co-simulation Interface to Graphical User Interface SpeedWave Path Analysis Based on Sources and Destinations
Innoveda’s SpeedWave-Lite ispANALYZER VHDL RTL and timing simulator included with Lattice’s Viewlogic products A unique tool to simplify in-system debugging RTL and Gate-Level Capabilities Probe Internal Registers and Nodes VHDL Bounds Checking Feature No Disruption of the Logic Design Co-simulation Interface to ViewSim Graphical Interface Automatically Lists Observable Nodes and Available Pins
4 The ispDesignEXPERT-Starter provides the full capabilities of ispDesignEXPERT for devices up to 600 macrocells. ispDesignEXPERT-Starter provides multiple options for device entry, device fitting, timing analysis, debug tools, and programming utilities. Download the software from the Web, or request a Starter CD and start designing today!
Key Features VHDL Verilog ABEL Schematic Functional Simulator Timing Simulator Static Timing Analysis Explore Tool* Pin Editor* Physical Viewer* ispANALYZER* Third Party Design Libraries Industry Standard Interfaces *ispLSI Devices Only ispDesignEXPERT– Starter Product Navigator
The ispDesignEXPERT-Starter Kit is a comprehensive design tool kit which allows you to develop designs up to 600 macrocells. This kit enables you to evaluate the potential of designing with Lattice ISP devices quickly and easily. The kit includes:
ispDesignEXPERT and LatticePRO Software CD-ROM 44-pin In-System Programming (ISP™) Board with LED Display ispDOWNLOAD® Cable MACH ISP Manual MACH 4-32/32 and MACH 4-64/32 Sample Devices
5 Device Programming is quick and easy from the engineering desktop to the final board test facility. Lattice’s newest innovation, ispVM EMBEDDED, provides in-system programming through the target board’s own microprocessor or microcontroller. ispVM® System Top level GUI launches Lattice programming tools. Supports ispLSI, ispMACH, MACH, ispGAL, ispGDX, and ispGDS® device programming. Includes Turbo ispDOWNLOAD, ispATE and ispSVF™ programming. ispVM Download • Supports Multi Vendor Programming • Supports Serial Programming of ANY ISP Device ISP Daisy Chain Download • Supports ispLSI, ispGAL, ispGDX, and ispGDS Device Programming • Includes Turbo ispDOWNLOAD, ispATE and ispSVF Programming LatticePRO • Supports Select ispLSI and ispMACH/MACH Device Programming
Embedded Programming ispVM EMBEDDED • Virtual Machine Based Programming Utility ispVM System –Total ISP Programming • True Multi-Vendor Support • Fast Programming Times and Small File Sizes C Source Code Routines • JTAG ISP-Source Code • ispCODE
Lattice’s ispGDX Development System is a self contained tool for designing ispGDX/V devices. Using a simple design description language, users can create highly integrated designs quickly and easily.
Key Features Self Contained Design Tool Built-In Text Editor Supporting ispGDX/V Device Detailed Timing Reports and Design On-line Help VHDL/Verilog Language Design Interfaces to Industry Standard through Addition of Synplify Simulators for Timing Verification Synthesis Tool PC and UNIX Versions ispGDX Development System Simple Language-Based Design Entry with Syntax Checking
6 Lattice offers advanced programming hardware and third party support ranging from engineering desktop solutions to high volume manufacturing applications.
Third Party Support ispDOWNLOAD Cables Data I/O ISP programming can be performed from a PC via a Lattice ispDOWNLOAD BP Microsystems cable. The PC versions connect to the PC parallel port and to the target PCB Advin by an 8-pin AMP connector or a 10-pin JTAG connector. System General 8 Ð SCLK/TCK 2 Ð GND Logical Devices 7 Ð GND 4 Ð GND Stag 6 Ð MODE/TMS 6 Ð VCC 5 Ð No Connect 8 Ð GND 4 Ð ispEN/No Connect 10 Ð ENABLE 3 Ð SDI/TDI 2 Ð SDO/TDO 1 Ð VCC
9 Ð TRST 7 Ð TDO 5 Ð TDI 3 Ð TMS 1 Ð TCK Hardware Ordering Information 8-Pin AMP Connector 10-Pin JTAG Connector
Hardware Description Part Number ISP Engineering Kit Model 100 (N. Amer./Asia) pDS4102-PM ISP Engineering Kit Model 100 (Europe) pDS4102E-PM 3.3V to 5V Adapter for ISP Engineering Kit pDS4102-3/5ADP ispDOWNLOAD Cable (PC) (10 Pin) HW7265-DL2 ispDOWNLOAD Cable (PC) (8 Pin) pDS4102-DL2 ispDOWNLOAD Cable (Workstation) pDS4102-WS ISP Engineering Kit Model 100 ISP Manufacturing Kit ISP-MFG1 ispDesignEXPERT Starter Kit MACH 4-SK44
Model 100 Programmer Supports all ispLSI 1000, 1000E, 1000EA, 2000/A, 2000E, 2000VL, 2000VE, 2000V, 3000, 5000V and 8000V Device Family Members Stand-alone Device Programmer Download Directly to an ISP Device on a System Board Quick Device Programming Inexpensive, Small and Compact Excellent for Prototyping New Designs Easy to Use Connects Directly to Parallel Printer Port of Host PC Lattice Semiconductor Corporation 5555 Northeast Moore Ct. Programming Adapters Hillsboro, OR 97124 USA Socket Adapters for ispGAL, ispLSI and ispGDX Devices Telephone: (503) 268-8000 1-800-LATTICE Fax: (503) 268-8556 Copyright © 2000 Lattice Semiconductor Corporation. GAL, ISP, ispATE, ispDesignEXPERT, ispDOWNLOAD, ispGAL, ispGDS, ispGDX, ispLSI, www.latticesemi.com ispMACH, ispSVF, ispVM, MACH and PAL are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies. October 2000 Order #: I0118