Study on RF Characteristics and Modeling of Scaled MOSFET

Total Page:16

File Type:pdf, Size:1020Kb

Study on RF Characteristics and Modeling of Scaled MOSFET Study on RF Characteristics and Modeling of Scaled MOSFET Presented by: 05M36370 Masayuki Nakagawa Supervisor: Professor Hiroshi Iwai Department of Electronics and Applied Physics Interdisciplinary of Graduate School of Science and Engineering Tokyo Institute of Technology 2007, January Contents Chapter 1 Introduction ---------------------------------------------------- 1 1.1 RF CMOS Technology ---------------------------------------------------------- 1 1.1.1 RF CMOS Applications ------------------------------------------------ 2 1.2 The Indicators of RF Device --------------------------------------------------- 3 1.2.1 The Cut-off Frequency ------------------------------------------------- 4 1.2.2 The Maximum Frequency --------------------------------------------- 4 1.2.3 The Noise Figure -------------------------------------------------------- 5 1.3 Requirements of RF Characteristics ---------------------------------------- 6 1.4 High-k Gate Materials ---------------------------------------------------------- 6 1.4.1 Dielectric Dissipation --------------------------------------------------- 8 1.5 Purpose of This Study --------------------------------------------------------- 10 Chapter 2 Methodology of RF Measurement ---------------- 11 2.1 RF Measurement --------------------------------------------------------------- 11 2.1.1 de-embedding ----------------------------------------------------------- 12 2.2 Noise Figure Measurement -------------------------------------------------- 13 2.3 Modeling of DC Model -------------------------------------------------------- 16 2.3.1 Threshold Voltage Model --------------------------------------------- 16 2.3.2 Essential Equation for I-V Characteristics ----------------------- 17 2.3.3 Channel Charge Density Model ------------------------------------ 19 2.3.4 Mobility Model --------------------------------------------------------- 21 2.3.5 I-V Model in the Strong Inversion Region------------------------ 23 2.3.6 Subthreshold I-V Model ---------------------------------------------- 26 i 2.3.7 Other Important Parameters --------------------------------------- 28 2.3.8 Source/Drain Series Resistance ------------------------------------- 29 2.4 Modeling of the Extrinsic MOSFET --------------------------------------- 34 2.4.1 Gate Resistance Model ----------------------------------------------- 35 Chapter 3 RF characteristics of High-k MOSFET --------39 3.1 device structure ---------------------------------------------------------------- 39 3.2 DC characteristics ------------------------------------------------------------- 42 3.3 RF characteristics ------------------------------------------------------------- 45 3.3.1 Cut-off Frequency and Maximum Oscillation Frequency ----45 3.4 Parameter Extraction -------------------------------------------------------- 52 3.4.1 Extraction of DC parameter ---------------------------------------- 52 3.4.2 Extraction of Extrinsic Components by Using Equivalent Circuit ------------------------------------------------------------------- 54 3.4.3 Influence of Gate Leakage Current to Gate Resistance ------- 56 3.4.4 fT and fmax in conjunction with Rg ------------------------------- 61 3.4.5 Analysis of Gate capacitance ---------------------------------------- 62 Chapter 4 Exploration for Optimum Device Structutre --- 66 4.1 Device Structure ---------------------------------------------------------------- 66 4.2 DC Characteristics ------------------------------------------------------------ 67 4.3 RF Characteristics ------------------------------------------------------------- 73 4.3.1 Finger Length Dependency of fT and fmax ---------------- 73 4.3.2 Noise Characteristics ---------------------------------------- 74 Chapter 5 Conclusions and Future Issue ---------------------- 76 ii Reference ------------------------------------------------------------------------ 78 Acknowledgements -------------------------------------------------------- 81 iii Chapter 1 Introduction 1.1 RF CMOS Technology With recent fast growth in the RF(Radio-Frequency) wireless communications market, the demand for high performance but low cost RF solutions is rising. And with the rapid growth of CMOS (Complementary Metal Oxide Semiconductor) technology due to its scaling, it comes to be considered as the mainstream of RF technology due to its low cost, low power and high integration. This advanced performance of CMOS is attractive for RF circuit design in view of a system-on-chip realization, where digital, mixed-signal baseband, and RF transceiver blocks would be integrated on a single chip. RF CMOS application is discussed in section 1.1.1. However, with extreme scaling down of CMOS, several serious issues, e.g. short-channel and narrow width effects, impact ionization and gate leakage current, etc. have come out. Especially, gate leakage current is the most serious issue, because it makes difficult to realize Low Stand-by Power (LSTP) of CMOS devices. To improve this issue, high dielectric constant materials, so-called High-k, for gate oxide as replacement for conventional SiO2 have attracted attention. High-k technology is discussed in section 1.1.2. 1 1.1.1 RF CMOS Applications Figure 1.1 Application spectrum, ITRS2005 Recently, with the development of a highly-information-oriented society, the RF (Radio-Frequency) wireless communications market dramatically grows up. In the future, the demands of RF wireless technology will continue to increase all the more in various areas, e.g. our daily life, industrials and medicals. These demands are realized by the development of semiconductor products. Beforetime, the compound semiconductors composed of elements from group and in the periodic table such as SiGe, GaAs and InP had been mainly dominant for high-speed communications and RF applications as shown in Figure 1 [1]. However, RF CMOS application has been researched and developed by Universities in Europe and the United States cheifly [2][3], and then RF CMOS technology gets to be considered as the mainstream due to its low cost, low power, high integration and easy access to the technology, even though the compound semiconductors still dominate out of 5GHz as shown in Figure 1 [4]. Since RF characteristics, such as the cut-off frequency (fT) and the maximum oscillation frequency (fmax), of Si ULSI come to advance up to several dozen GHz (see 2 Tabel 1), available bandwidth increases and the signal frequency transmitted to interconnection of LSI comes to over GHz. Thus, CMOS technology comes to be important for both the RF technology of wireless applications and digital LSI applications. The feature that CMOS circuit configuration and multi-layer interconnections are available for RF applications are also attractive. However, there are some challenges for RF CMOS applications in the following: 1. The necessity of optimization at semi-restricted process conditions. 2. The difficulty of adopting high resistive substrate. The solution of these challenges is necessary for RF CMOS applications. Table 1.1 The roadmap of RF CMOS characteristics [5] Year 1995 1997 1999 2001 2003 2005 2007 2009 Gate length [nm] 250 180 140 120 100 70 50 35 Gate width [um] 200 150 110 100 80 80 50 35 fT[GHz] 39 50 65 80 105 145 205 420 fmax[GHz] 39 42 46 50 60 62 68 85 NFmin@2GHz 0.3 0.26 0.22 0.17 0.14 0.13 0.1 0.08 1.2 The Indicators of RF Device In evaluating device RF performance, some indicators are employed as the cut-off frequency fT, the maximum oscillation frequency fmax, the minimum Noise Figure NFmin (and sometimes 1/f noise). In this section this three indicators are discussed especially. 3 1.2.1 The Cut-off Frequency fT fT is defined as the transition frequency which small-signal current gain drops to unity. It is a measure of the maximum useful frequency of a transistor when it is used as an amplifier. fT can be easily obtained by converting measured S21 parameter to H21 parameter. gm fT = (1.1) 2πCgs 1.2.2 The Maximum Oscillation Frequency fmax fT is surely a good indicator of the low-current forward transit time. However, as a performance indicator, it does not include the effects of gate resistance Rg, which are very important in determining the transient response of a transistor. So a indicator including Rg effects have been proposed, fmax. fmax is the frequency at which the unilateral power gain becoms unity. 2 1 S 21 −1 2 S UnilateralGain = 12 ; K=Kfactor (1.2) S 21 ⎛ S 21 ⎞ K − Re⎜ ⎟ S12 ⎝ S12 ⎠ fT fmax = (1.3) 2 gds (Rg + Rs) + 2πfT RgCgd 4 1.2.3 The Noise Figure NFmin The RF noise Figure is an important parameter. Due to the low effective gate resistance Rgate and the high fT the minimum noise Figure is extremely small at frequencies of few GHz, and the measurements have to be accurately de-embedded and extended to get a proper picture. Noise can be defined as any interference unrelated to the signal of interest. The most commonly accepted definition for NF is given by Eq. (1.4), where SNRin and SNRout are the signal-to-noise ratios measured at the input and output, respectively. SNR NF = in (1.4) SNR out T =300K NF is a measure of the degradation of the SNR as the signal passes through a system. For a noiseless circuit SNRin = SNRout . Therefore, regardless of the gain, NF equals to the unity. However in real systems the inner noise degrades the SNR, yielding NF>1. NF for circuits working in voltage-mode becomes 2 Vn,out NF = 2 (1.5) Av N RS For current-mode circuits NF becomes: 2 I n,out NF = 2 (1.6) Ai N RS 2 2 Where Vn,out =voltage of the total output-noise, I n,out = current
Recommended publications
  • RF CMOS Power Amplifiers: Theory, Design and Implementation the KLUWER INTERNATIONAL SERIES in ENGINEERING and COMPUTER SCIENCE
    RF CMOS Power Amplifiers: Theory, Design and Implementation THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE ANALOG CIRCUITS AND SIGNAL PROCESSING Consulting Editor: Mohammed Ismail. Ohio State University Related Titles: POWER TRADE-OFFS AND LOW POWER IN ANALOG CMOS ICS M. Sanduleanu, van Tuijl ISBN: 0-7923-7643-9 RF CMOS POWER AMPLIFIERS: THEORY, DESIGN AND IMPLEMENTATION M.Hella, M.Ismail ISBN: 0-7923-7628-5 WIRELESS BUILDING BLOCKS J.Janssens, M. Steyaert ISBN: 0-7923-7637-4 CODING APPROACHES TO FAULT TOLERANCE IN COMBINATION AND DYNAMIC SYSTEMS C. Hadjicostis ISBN: 0-7923-7624-2 DATA CONVERTERS FOR WIRELESS STANDARDS C. Shi, M. Ismail ISBN: 0-7923-7623-4 STREAM PROCESSOR ARCHITECTURE S. Rixner ISBN: 0-7923-7545-9 LOGIC SYNTHESIS AND VERIFICATION S. Hassoun, T. Sasao ISBN: 0-7923-7606-4 VERILOG-2001-A GUIDE TO THE NEW FEATURES OF THE VERILOG HARDWARE DESCRIPTION LANGUAGE S. Sutherland ISBN: 0-7923-7568-8 IMAGE COMPRESSION FUNDAMENTALS, STANDARDS AND PRACTICE D. Taubman, M. Marcellin ISBN: 0-7923-7519-X ERROR CODING FOR ENGINEERS A.Houghton ISBN: 0-7923-7522-X MODELING AND SIMULATION ENVIRONMENT FOR SATELLITE AND TERRESTRIAL COMMUNICATION NETWORKS A.Ince ISBN: 0-7923-7547-5 MULT-FRAME MOTION-COMPENSATED PREDICTION FOR VIDEO TRANSMISSION T. Wiegand, B. Girod ISBN: 0-7923-7497- 5 SUPER - RESOLUTION IMAGING S. Chaudhuri ISBN: 0-7923-7471-1 AUTOMATIC CALIBRATION OF MODULATED FREQUENCY SYNTHESIZERS D. McMahill ISBN: 0-7923-7589-0 MODEL ENGINEERING IN MIXED-SIGNAL CIRCUIT DESIGN S. Huss ISBN: 0-7923-7598-X CONTINUOUS-TIME SIGMA-DELTA MODULATION FOR A/D CONVERSION IN RADIO RECEIVERS L.
    [Show full text]
  • Three-Dimensional Integrated Circuit Design: EDA, Design And
    Integrated Circuits and Systems Series Editor Anantha Chandrakasan, Massachusetts Institute of Technology Cambridge, Massachusetts For other titles published in this series, go to http://www.springer.com/series/7236 Yuan Xie · Jason Cong · Sachin Sapatnekar Editors Three-Dimensional Integrated Circuit Design EDA, Design and Microarchitectures 123 Editors Yuan Xie Jason Cong Department of Computer Science and Department of Computer Science Engineering University of California, Los Angeles Pennsylvania State University [email protected] [email protected] Sachin Sapatnekar Department of Electrical and Computer Engineering University of Minnesota [email protected] ISBN 978-1-4419-0783-7 e-ISBN 978-1-4419-0784-4 DOI 10.1007/978-1-4419-0784-4 Springer New York Dordrecht Heidelberg London Library of Congress Control Number: 2009939282 © Springer Science+Business Media, LLC 2010 All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden. The use in this publication of trade names, trademarks, service marks, and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights. Printed on acid-free paper Springer is part of Springer Science+Business Media (www.springer.com) Foreword We live in a time of great change.
    [Show full text]
  • MOSFET Modeling for RF IC Design Yuhua Cheng, Senior Member, IEEE, M
    1286 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 52, NO. 7, JULY 2005 MOSFET Modeling for RF IC Design Yuhua Cheng, Senior Member, IEEE, M. Jamal Deen, Fellow, IEEE, and Chih-Hung Chen, Member, IEEE Invited Paper Abstract—High-frequency (HF) modeling of MOSFETs for focus on the dc drain current, conductances, and intrinsic charge/ radio-frequency (RF) integrated circuit (IC) design is discussed. capacitance behavior up to the megahertz range.1 However, as Modeling of the intrinsic device and the extrinsic components is the operating frequency increases to the gigahertz range, the im- discussed by accounting for important physical effects at both dc and HF. The concepts of equivalent circuits representing both portance of the extrinsic components rivals that of the intrinsic intrinsic and extrinsic components in a MOSFET are analyzed to counterparts. Therefore, an RF model with the consideration obtain a physics-based RF model. The procedures of the HF model of the HF behavior of both intrinsic and extrinsic components parameter extraction are also developed. A subcircuit RF model in MOSFETs is extremely important to achieve accurate and based on the discussed approaches can be developed with good predicts results in the simulation of a designed circuit. model accuracy. Further, noise modeling is discussed by analyzing the theoretical and experimental results in HF noise modeling. Compared with the MOSFET modeling for digital and low- Analytical calculation of the noise sources has been discussed frequency analog applications, the HF modeling of MOSFETs is to understand the noise characteristics, including induced gate more challenging. All of the requirements for a MOSFET model noise.
    [Show full text]
  • Nanoelectronic Mixed-Signal System Design
    Nanoelectronic Mixed-Signal System Design Saraju P. Mohanty Saraju P. Mohanty University of North Texas, Denton. e-mail: [email protected] 1 Contents Nanoelectronic Mixed-Signal System Design ............................................... 1 Saraju P. Mohanty 1 Opportunities and Challenges of Nanoscale Technology and Systems ........................ 1 1 Introduction ..................................................................... 1 2 Mixed-Signal Circuits and Systems . .............................................. 3 2.1 Different Processors: Electrical to Mechanical ................................ 3 2.2 Analog Versus Digital Processors . .......................................... 4 2.3 Analog, Digital, Mixed-Signal Circuits and Systems . ........................ 4 2.4 Two Types of Mixed-Signal Systems . ..................................... 4 3 Nanoscale CMOS Circuit Technology . .............................................. 6 3.1 Developmental Trend . ................................................... 6 3.2 Nanoscale CMOS Alternative Device Options ................................ 6 3.3 Advantage and Disadvantages of Technology Scaling . ........................ 9 3.4 Challenges in Nanoscale Design . .......................................... 9 4 Power Consumption and Leakage Dissipation Issues in AMS-SoCs . ................... 10 4.1 Power Consumption in Various Components in AMS-SoCs . ................... 10 4.2 Power and Leakage Trend in Nanoscale Technology . ........................ 10 4.3 The Impact of Power Consumption
    [Show full text]
  • Gomactech-05 Program Committee
    GOMACTech-05 Government Microcircuit Applications and Critical Technology Conference FINAL PROGRAM "Intelligent Technologies" April 4 - 7, 2005 The Riviera Hotel Las Vegas, Nevada GOMACTech-05 ADVANCE PROGRAM CONTENTS • Welcome ............................................................................ 1 • Registration ........................................................................ 3 • Security Procedures........................................................... 3 • GOMACTech Tutorials ....................................................... 3 • Exhibition............................................................................ 5 • Wednesday Evening Social ............................................... 5 • Hotel Accommodations ...................................................... 6 • Conference Contact ........................................................... 6 • GOMACTech Paper Awards............................................... 6 • GOMACTech Awards & AGED Service Recognition.......... 7 • Rating Form Questionnaire ................................................ 7 • Speakers’ Prep Room ........................................................ 7 • CD-ROM Proceedings ....................................................... 7 • Information Message Center.............................................. 8 • Participating Government Organizations ........................... 8 • GOMAC Web Site .............................................................. 8 GOMAC Session Breakdown • Plenary Session ..............................................................
    [Show full text]
  • RELIABILITY ENGINEERING in RF CMOS Guido T. Sasse
    RELIABILITY ENGINEERING IN RF CMOS Guido T. Sasse Samenstelling promotiecommissie: Voorzitter: prof.dr.ir. J. van Amerongen Universiteit Twente Secretaris: prof.dr.ir. J. van Amerongen Universiteit Twente Promotoren: prof.dr. J. Schmitz Universiteit Twente, NXP Semiconductors prof.dr.ir. F.G. Kuper Universiteit Twente Referenten: dr.ing. L.C.N. de Vreede Technische Universiteit Delft dr. P.J. van der Wel NXP Semiconductors Leden: prof.dr.ir. W. van Etten Universiteit Twente prof.dr. G. Groeseneken Katholieke Universiteit Leuven, IMEC prof.dr.ir. A.J. Mouthaan Universiteit Twente The work described in this thesis was supported by the Dutch Technology Founda- tion STW (Reliable RF, TCS.6015) and carried out in the Semiconductor Components Group, MESA+ Institute for Nanotechnology, University of Twente, The Netherlands. G.T. Sasse Reliability Engineering in RF CMOS Ph.D. thesis, University of Twente, The Netherlands ISBN: 978-90-365-2690-6 Cover design: J. Warnaar Printed by PrintPartners Ipskamp, Enschede c G.T. Sasse, Enschede, 2008 RELIABILITY ENGINEERING IN RF CMOS PROEFSCHRIFT ter verkrijging van de graad van doctor aan de Universiteit Twente, op gezag van de rector magnificus, prof.dr. W.H.M. Zijm, volgens besluit van het College voor Promoties in het openbaar te verdedigen op 4 juli 2008 om 15.00 uur door Guido Theodor Sasse geboren op 29 september 1977 te Lochem Dit proefschrift is goedgekeurd door de promotoren: prof.dr. J. Schmitz prof.dr.ir. F.G. Kuper Contents 1 Introduction 1 1.1 RF CMOS . 1 1.2 Reliability engineering . 2 1.3 MOSFET degradation mechanisms . 4 1.3.1 Hot carrier degradation .
    [Show full text]
  • Programmable and Tunable Circuits for Flexible RF Front Ends
    Linköping Studies in Science and Technology Thesis No. 1379 Programmable and Tunable Circuits for Flexible RF Front Ends Naveed Ahsan LiU-TEK-LIC-2008:37 Department of Electrical Engineering Linköping University, SE-581 83 Linköping, Sweden Linköping 2008 ISBN 978-91-7393-815-0 ISSN 0280-7971 ii Abstract Most of today’s microwave circuits are designed for specific function and special need. There is a growing trend to have flexible and reconfigurable circuits. Circuits that can be digitally programmed to achieve various functions based on specific needs. Realization of high frequency circuit blocks that can be dynamically reconfigured to achieve the desired performance seems to be challenging. However, with recent advances in many areas of technology these demands can now be met. Two concepts have been investigated in this thesis. The initial part presents the feasibility of a flexible and programmable circuit (PROMFA) that can be utilized for multifunctional systems operating at microwave frequencies. Design details and PROMFA implementation is presented. This concept is based on an array of generic cells, which consists of a matrix of analog building blocks that can be dynamically reconfigured. Either each matrix element can be programmed independently or several elements can be programmed collectively to achieve a specific function. The PROMFA circuit can therefore realize more complex functions, such as filters or oscillators. Realization of a flexible RF circuit based on generic cells is a new concept. In order to validate the idea, a test chip has been fabricated in a 0.2µm GaAs process, ED02AH from OMMICTM. Simulated and measured results are presented along with some key applications like implementation of a widely tunable band pass filter and an active corporate feed network.
    [Show full text]
  • Foundation of Rf CMOS and Sige Bicmos Technologies
    Foundation J. S. Dunn D. C. Ahlgren of rf CMOS and D. D. Coolbaugh N. B. Feilchenfeld SiGe BiCMOS G. Freeman D. R. Greenberg technologies R. A. Groves F. J. Guarı´n This paper provides a detailed description of the IBM SiGe Y. Hammad BiCMOS and rf CMOS technologies. The technologies provide A. J. Joseph high-performance SiGe heterojunction bipolar transistors (HBTs) combined with advanced CMOS technology and a L. D. Lanzerotti variety of passive devices critical for realizing an integrated S. A. St.Onge mixed-signal system-on-a-chip (SoC). The paper reviews the B. A. Orner process development and integration methodology, presents the J.-S. Rieh device characteristics, and shows how the development and K. J. Stein device selection were geared toward usage in mixed-signal IC S. H. Voldman development. P.-C. Wang M. J. Zierak S. Subbanna D. L. Harame D. A. Herman, Jr. B. S. Meyerson 1. Introduction increasing the Ge concentration and reducing the graded Silicon–germanium (SiGe) BiCMOS technology, which base width, adding carbon (C) to decrease diffusion, achieved its first manufacturing qualification in 1996, is reducing the thickness of the collector epitaxial layer, now in its fourth lithographic generation of development. and minimizing the emitter thermal cycle. In the 0.13-␮m This class of technology integrates high-performance generation, vertical and lateral profile scaling has led to a heterojunction bipolar transistors (HBTs) with state-of- reduction in the parasitics of the HBT, especially in the the-art CMOS technology. Key technology characteristics base, collector, and emitter resistances (RB, RC, RE) and for the four generations have been reported by IBM [1–4].
    [Show full text]
  • High-Linearity CMOS RF Front-End Circuits Yongwang Ding Ramesh Harjani
    High-Linearity CMOS RF Front-End Circuits Yongwang Ding Ramesh Harjani iigh-Linearity CMOS tF Front-End Circuits - Springer Library of Congress Cataloging-in-Publication Data A C.I.P. Catalogue record for this book is available from the Library of Congress. ISBN 0-387-23801-8 e-ISBN 0-387-23802-6 Printed on acid-free paper. O 2005 Springer Science+Business Media, Inc. All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, Inc., 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now know or hereafter developed is forbidden. The use in this publication of trade names, trademarks, service marks and similar terms, even if the are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights. Printed in the United States of America. SPIN 11345145 To my parents Contents Dedication List of Figures List of Tables 1. INTRODUCTION 1 Development of radio frequency ICs 2 Challenges of modem RF IC design in CMOS 2.1 Noise 2.2 Linearity 3 Contributions of this work 2. RF DEVICES IN CMOS PROCESS 1 Introduction 2 MOSFET 2.1 Transconductance 2.2 Small-signal model 2.3 Linearity 2.4 Noise 3 Inductor 3.1 Layout 3.2 Simulation 3.3 Modeling 4 Capacitor 4.1 Metal capacitor 4.2 Polysilicon capacitor 4.3 Varactor 5 Resistor ..
    [Show full text]
  • CMOS Technology Characterization for Analog and RF Design
    268 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 34, NO. 3, MARCH 1999 CMOS Technology Characterization for Analog and RF Design Behzad Razavi, Member, IEEE Abstract— The design of analog and radio-frequency (RF) circuits in CMOS technology becomes increasingly more difficult as device modeling faces new challenges in deep submicrometer processes and emerging circuit applications. The sophisticated set of characteristics used to represent today’s “digital” technologies often proves inadequate for analog and RF design, mandating many additional measurements and iterations to arrive at an acceptable solution. This paper describes a set of characterization vehicles that can be employed to quantify the analog behavior of active and passive devices in CMOS processes, in particular, properties that are not modeled accurately by SPICE parameters. Test structures and circuits are introduced for measuring speed, noise, linearity, loss, matching, and dc characteristics. Fig. 1. Analog design octagon. Index Terms— Analog circuits, device noise, mismatch, MOS devices, RF circuits, technology characterization. log and RF design. It also reviews some relevant modeling I. INTRODUCTION difficulties. Section II presents the motivation for and the issues related to the task. Sections III and IV deal with S CMOS technology continues to benefit from both characterization for analog and RF design, respectively. For Ascaling and the enormous momentum of the digital the sake of brevity, we use the term “analog” to mean “analog market, many high-speed and radio-frequency (RF) integrated and RF.” circuits that were once considered the exclusive domain of III–V or silicon bipolar technologies are likely to appear as CMOS implementations. However, issues such as technology II.
    [Show full text]
  • CMOS RF Transmitters with On-Chip Antenna for Passive RFID and Iot Nodes
    electronics Article CMOS RF Transmitters with On-Chip Antenna for Passive RFID and IoT Nodes Massimo Merenda 1,2,* , Demetrio Iero 1,2 and Francesco G. Della Corte 1,2 1 Department of Information Engineering, Infrastructure and Sustainable Energy (DIIES), University Mediterranea of Reggio Calabria, 89124 Reggio Calabria, Italy; [email protected] (D.I.); [email protected] (F.G.D.C.) 2 HWA srl-Spin Off dell’Università Mediterranea di Reggio Calabria, Via Reggio Campi II tr. 135, 89126 Reggio Calabria, Italy * Correspondence: [email protected]; Tel.: +39-0965-1693-441 Received: 30 September 2019; Accepted: 26 November 2019; Published: 1 December 2019 Abstract: The performances of two RF transmitters, monolithically integrated with their antennas on a single CMOS microchip fabricated in a standard 0.35 µm process, are presented. The usage of these architectures in the Internet of Things (IoT) paradigm is envisioned, as part of a custom conceived data transmission system. The implemented circuits use two different directly on–off keying (OOK) modulated oscillator topologies whose outputs are employed to feed two loop antennas. The powering of both transmitters is duty-cycled for reducing the average power consumption to a few tenths of a microwatt, allowing the usage as low-power transmitters for IoT nodes. The integrated loop antennas radiate sufficient power for a few meters’ communication range. The OOK transmitted signal can be easily detected using a commercial receiver. Keywords: integrated transmitters; RF CMOS; RFID; Internet of Things 1. Introduction Nowadays, radio frequency identification (RFID) technology is widely used in several applications, where the contactless monitoring capability of such systems allows for the setting up of wireless tracking networks.
    [Show full text]
  • Mmwave Semiconductor Industry Technologies: Status and Evolution
    ETSI White Paper No. 15 mmWave Semiconductor Industry Technologies: Status and Evolution Second edition – September 2018 ISBN No. 979-10-92620-24-5 Editor: Uwe Rüddenklau ETSI 06921 Sophia Antipolis CEDEX, France Tel +33 4 92 94 42 00 [email protected] www.etsi.org About the authors Uwe Rüddenklau Editor and Rapporteur, Infineon Technologies AG, [email protected] Michael, Geen, Contributor, Filtronic Broadband Ltd., [email protected] Andrea, Pallotta, Contributor, STMicroelectronics S.r.l., [email protected] Mark Barrett, Contributor, Blu Wireless Technology Ltd., [email protected] Piet Wambacq Contributor, Interuniversitair Micro-Electronica Centrum vzw (IMEC), [email protected] Malcolm Sellars Contributor, Sub10 Systems Limited, [email protected] Raghu M. Rao Contributor, Xilinx Inc., [email protected]` mm-Wave Semiconductor Industry Technologies - Status and Evolution 2 Contents About the authors 2 Contents 3 Executive summary 5 Introduction 6 Scope 7 Overview of semiconductor technology – status and evolution 8 System requirements by use case 13 mmWave transmission use cases 13 Macro-cell mobile backhaul application 13 Small-cell mobile backhaul application 16 Fronthaul for small cells application 17 Fronthaul for macro cells application 17 Next-generation mobile transmission application 17 Fixed broadband application 18 Enterprise applications summary 19 Use case requirements vs. RF semiconductor foundry technologies 20 Baseband analogue frontend (AFE) technology overview
    [Show full text]