DOCSLIB.ORG

Selecting Memory Controllers for DSP Systems by Deepak Shankar, Mirabilis Design

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Selecting Memory Controllers for DSP Systems by Deepak Shankar, Mirabilis Design VIRTUAL PROTOTYPING Selecting memory controllers for DSP systems By Deepak Shankar, Mirabilis Design DSP systems often include multiple embedded processors and hardware accelerators. The performance of these systems is typically limited by factors such as I/O bandwidth, memory dis- tribution, and memory speed. This is particularly true when the system components share a memory interface. For such sys- tems, it is critical to choose the right memory controller. Different memory controllers offer latency distributions that make them suitable for spe- cific applications. For example, a slot-based controller with fixed priorities can offer deterministic latencies, while buses such as PCI-Express and CoreConnect of- fer lower latency at peak loading but higher average latency. Figure 1: VisualSim model of the Xilinx Virtex 4 FX Platform: e405 with MPMC Memory Controller. It is extremely difficult to predict the performance of the memory system and the effect of contention without a solid model of the system. It is therefore important to invest in modelling before beginning development. This modelling should include allocating of threads/tasks to resources, identifying any custom hard- ware needs, and determining the size and speed of the I/O. The modelling can performed using a number of methods, including “back of the nap- kin” calculations, spreadsheet analysis, or by building a physical prototype. In this article, we examine a unique “virtual prototyping” approach to modelling. We use this approach to model a MPEG II application in a Xilinx FPGA. Figure 2: VisualSim model of the Xilinx Virtex 4 FX Platform: e405 with CoreConnect Bus Model. We evaluate two memory access schemes for this appli- Virtual Prototyping graphical platform for analyzing sors, memory controllers, DMA, cation: the MPMC Memory The virtual prototyping approach the performance of hardware buses, switches and I/Os. Using Controller from Xilinx, and the discussed in the article is based and software systems. It is based this library of building blocks, a CoreConnect Bus specification on the VisualSim solution from on a library of parameterized designer can construct a speci- for FPGAs. Mirabilis Design. VisualSim is a components including proces- fication-level model of a system EE Times-India | eetindia.com 1 We evaluate two memory access schemes for this application: The Multi-Port Multi-Channel (MPMC) Memory Controller and the CoreConnect Bus. The MPMC Memory Controller (Figure 1) is a popular option for this type of applica- Figure 3: MPMC Memory Controller Arbitration Algorithm. tion, as it provides an extremely effi cient means of interfacing the processor and key high speed de- vices to SDRAM. The CoreConnect Bus (Figure 2) is another popular option. It supports multiple mas- ters, including the PowerPC cach- es and key high speed devices, connected via a slave port to the SDRAM. The preferred technique depends on which approach will provide the best performance in terms of throughput, latency, and processor effi ciency. To investigate the similarities and diff erences between the two approaches, we constructed models of both confi gurations using VisualSim graphical model- ling environment. The exploration models did not require any soft- Figure 4: MPMC Memory Controller Activity with SDRAM at top. ware coding. The designer only needs to connect the diff erent modelling elements, create the right traffi c mix from the proces- sor and high speed devices, and select parameter settings that match the anticipated design. Design Considerations The MPMC Memory Controller and CoreConnect Bus are explored by using the same confi guration. The instruction and data channels of the PowerPC e405, Ethernet interface and PCI interface are connected as Masters. The DDR2 SDRAM is a Slave. The Masters and Slaves were all maintained at the similar speed and size characteris- tics in both the models. The design considerations in this study are: Figure 5: CoreConnect Bus Activity with SDRAM at bottom. • What is driving the de- sign—overall performance or containing multiple processors, input scenarios, data rates, priori- a combination of power and memories, sensors and buses. ties, speed, or size. By analyzing Project Overview performance? Model construction is a process of the simulation results, the de- This project evaluates the per- • Do I need one or two e405 connecting icons that represent signer can choose the solution formance of a MPEG II algorithm PowerPCs for my core tasks? the IP in a graphical editor, as il- that achieves the required latency implemented in C. The target • If the e405 PowerPC is run- lustrated in Figure 1. with the lowest power, smallest system is a Virtex-4 FX with up ning at 400 MHz, then what Simulations can be explored fabric confi guration, and highest to two hardwired PowerPC e405 might be the best MPMC or by varying parameters for the system throughput. cores connected to DDR2 SDRAM. CoreConnect Bus clock ratio? 2 eetindia.com | EE Times-India Application software: There are a total of 33 unique DSP tasks in the application. The tasks run- ning on the processor include: DFT, CS_Weighting, IR, and Q_Taylor_Weighting. These tasks are executed multiple times, and each loop has variable counts based on the size, depth and res- olution of the incoming image. MPMC Memory Controller The MPMC Memory Controller ar- bitrates to SDRAM in a predictable fashion. As shown in Figure 3, the controller algorithm gives prefer- ence to the Processor Instruction (P0) and Data (P1) cache accesses for certain cycles, and secondary preference for application access ports 2 (P2) and 3 (P3) if these slots are already in use. Figure 4 illustrates the access patterns observed for the MPMC Memory Controller. CoreConnect Bus: The CoreConnect Bus arbitrates from the master to slave port using read, write, address and request channels. The slave port was con- Table 1: Instruction and Data Cache Statistics. nected directly to the SDRAM, and • Does my design have equal of the design. For more details on this benchmark. The co-processor the bus arbitration provided high read and write memory activ- this design exploration or to view was needed due to the vector- speed burst access to the SDRAM. ity, more reads than writes, or the detailed modelling effort, oriented, heavy DSP nature of the The read channel has a capacity more writes than reads? please contact the authors. workload. The APU ran at 400MHz of 4 bursts and the write channel • What is the effect of the to match the PowerPC pipeline has a capacity of 2 bursts. For this SDRAM speed on the proces- System Setup speed. The PowerPC pipeline benchmark, we used bursts of 16 sor/memory controller/bus The analysis was using the em- handled the instruction and data bytes or two memory accesses of clock ratio? bedded solution on a Xilinx Virtex pre-fetch, and the APU simply ex- 8 bytes each. Figure 5 illustrates • What is the effect of the 4 FX. The system was modelled as ecuted the decoded instruction. the access patterns observed for SDRAM speed on added ap- follows. Memory access from the APU was the CoreConnect Bus. plication access to memory? performed through PowerPC bus PowerPC: interfaces. Analysis These design considerations The PowerPC e405 core executed DMA: The PowerPC accessed The simulation ran on a 1.6 GHz overlap and are interdependent, at 400MHz and the external memory using a direct memory Microsoft Windows XP (SP2 and making analysis complicated. SDRAM ran at 200MHz. For this call, while the PCI and Ethernet Standard Edition) machine with The ability to model concurrency analysis, we used a 200MHz DDR2 accessed memory using DMA. 512 Mb of cache. We simulated (that is, simultaneous events) in memory controller to interface to (The Ethernet and PCI have a 3.0ms of system execution. This a deterministic manner within the SDRAM. The PCI received data lightweight DMA engine with a simulation took 67 seconds to VisualSim allows for a consistent at 33 MHz while the Ethernet ran dedicated channel.) This was es- complete. The model was con- comparison of the MPMC Memory at 100Mbps. The PCI stimulus was sential to fragment the incoming structed in about 4 days using Controller and CoreConnect bus received at constant rate while the data and to prevent the network standard elements in the VisualSim configurations. Ethernet received data every 2 ms traffic from causing a bottleneck library. Our exploration looked at pro- in bursts of 4 packets of 256 bytes. at the memory controller. To We simulated both 200 MHz cessor stalls, cache hit-ratios, I/O The external SDRAM was 1GB and minimize the impact of instruc- and 400 MHz clock rates for the throughput and latency per task. had 32 transaction-level FIFO buf- tion cache misses, software CoreConnect Bus and the MPMC We modified a combination of fers. processing was triggered after 4 Memory Controller. (All other clock speed, controller width and bursts of data from the Ethernet model parameters were held data loading rates to study the Floating-point co-processor were saved in the SDRAM and constant.) Using the 200MHz performance. This article discuss- We used the Xilinx APU/FCM the DMA triggered an interrupt MPMC, the end-to-end latency es only the overall performance floating-point co-processor for in the processor. for application was 87.190 us, EE Times-India | eetindia.com 3 We found that the MPMC tio for the instruction cache. The offered uniform latency cycles maximum value is a worst case for cache-to-SDRAM accesses estimate, based on cache access while CoreConnect had more activity with no prefetching or variable timing. The lowest cycle considerations for looping in the count was achieved using the application code. CoreConnect but its average count was significantly higher. Summary Table 1 shows the details of our The MPMC achieves a better results.
Load more

Recommended publications
  • An Architecture and Compiler for Scalable On-Chip Communication
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. XX, NO. Y, MONTH 2004 1 An Architecture and Compiler for Scalable On-Chip Communication Jian Liang, Student Member, IEEE, Andrew Laffely, Sriram Srinivasan, and Russell Tessier, Member, IEEE Abstract— tion of communication resources. Significant amounts of arbi- A dramatic increase in single chip capacity has led to a tration across even a small number of components can quickly revolution in on-chip integration. Design reuse and ease-of- form a performance bottleneck, especially for data-intensive, implementation have became important aspects of the design pro- cess. This paper describes a new scalable single-chip communi- stream-based computation. This issue is made more complex cation architecture for heterogeneous resources, adaptive System- by the need to compile high-level representations of applica- On-a-Chip (aSOC), and supporting software for application map- tions to SoC environments. The heterogeneous nature of cores ping. This architecture exhibits hardware simplicity and opti- in terms of clock speed, resources, and processing capability mized support for compile-time scheduled communication. To il- makes cost modeling difficult. Additionally, communication lustrate the benefits of the architecture, four high-bandwidth sig- nal processing applications including an MPEG-2 video encoder modeling for interconnection with long wires and variable arbi- and a Doppler radar processor have been mapped to a prototype tration protocols limits performance predictability required by aSOC device using our design mapping technology. Through ex- computation scheduling. perimentation it is shown that aSOC communication outperforms Our platform for on-chip interconnect, adaptive System-On- a hierarchical bus-based system-on-chip (SoC) approach by up to a-Chip (aSOC), is a modular communications architecture.
    [Show full text]
  • On-Chip Interconnect Schemes for Reconfigurable System-On-Chip
    On-chip Interconnect Schemes for Reconfigurable System-on-Chip Andy S. Lee, Neil W. Bergmann. School of ITEE, The University of Queensland, Brisbane Australia {andy, n.bergmann} @itee.uq.edu.au ABSTRACT On-chip communication architectures can have a great influence on the speed and area of System-on-Chip designs, and this influence is expected to be even more pronounced on reconfigurable System-on-Chip (rSoC) designs. To date, little research has been conducted on the performance implications of different on-chip communication architectures for rSoC designs. This paper motivates the need for such research and analyses current and proposed interconnect technologies for rSoC design. The paper also describes work in progress on implementation of a simple serial bus and a packet-switched network, as well as a methodology for quantitatively evaluating the performance of these interconnection structures in comparison to conventional buses. Keywords: FPGAs, Reconfigurable Logic, System-on-Chip 1. INTRODUCTION System-on-chip (SoC) technology has evolved as the predominant circuit design methodology for custom ASICs. SoC technology moves design from the circuit level to the system level, concentrating on the selection of appropriate pre-designed IP Blocks, and their interconnection into a complete system. However, modern ASIC design and fabrication are expensive. Design tools may cost many hundreds of thousands of dollars, while tooling and mask costs for large SoC designs now approach $1million. For low volume applications, and especially for research and development projects in universities, reconfigurable System-on-Chip (rSoC) technology is more cost effective. Like conventional SoC design, rSoC involves the assembly of predefined IP blocks (such as processors and peripherals) and their interconnection.
    [Show full text]
  • AXI Reference Guide
    AXI Reference Guide [Guide Subtitle] [optional] UG761 (v13.4) January 18, 2012 [optional] Xilinx is providing this product documentation, hereinafter “Information,” to you “AS IS” with no warranty of any kind, express or implied. Xilinx makes no representation that the Information, or any particular implementation thereof, is free from any claims of infringement. You are responsible for obtaining any rights you may require for any implementation based on the Information. All specifications are subject to change without notice. XILINX EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE INFORMATION OR ANY IMPLEMENTATION BASED THEREON, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF INFRINGEMENT AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Except as stated herein, none of the Information may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. © Copyright 2012 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, Kintex, Artix, ISE, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners. ARM® and AMBA® are registered trademarks of ARM in the EU and other countries. All other trademarks are the property of their respective owners. Revision History The following table shows the revision history for this document: . Date Version Description of Revisions 03/01/2011 13.1 Second Xilinx release.
    [Show full text]
  • Wishbone Bus Architecture – a Survey and Comparison
    International Journal of VLSI design & Communication Systems (VLSICS) Vol.3, No.2, April 2012 WISHBONE BUS ARCHITECTURE – A SURVEY AND COMPARISON Mohandeep Sharma 1 and Dilip Kumar 2 1Department of VLSI Design, Center for Development of Advanced Computing, Mohali, India [email protected] 2ACS - Division, Center for Development of Advanced Computing, Mohali, India [email protected] ABSTRACT The performance of an on-chip interconnection architecture used for communication between IP cores depends on the efficiency of its bus architecture. Any bus architecture having advantages of faster bus clock speed, extra data transfer cycle, improved bus width and throughput is highly desirable for a low cost, reduced time-to-market and efficient System-on-Chip (SoC). This paper presents a survey of WISHBONE bus architecture and its comparison with three other on-chip bus architectures viz. Advanced Microcontroller Bus Architecture (AMBA) by ARM, CoreConnect by IBM and Avalon by Altera. The WISHBONE Bus Architecture by Silicore Corporation appears to be gaining an upper edge over the other three bus architecture types because of its special performance parameters like the use of flexible arbitration scheme and additional data transfer cycle (Read-Modify-Write cycle). Moreover, its IP Cores are available free for use requiring neither any registration nor any agreement or license. KEYWORDS SoC buses, WISHBONE Bus, WISHBONE Interface 1. INTRODUCTION The introduction and advancement of multimillion-gate chips technology with new levels of integration in the form of the system-on-chip (SoC) design has brought a revolution in the modern electronics industry. With the evolution of shrinking process technologies and increasing design sizes [1], manufacturers are integrating increasing numbers of components on a chip.
    [Show full text]
  • An Overview of Soc Buses
    Vojin Oklobdzija/Digital Systems and Applications 6195_C007 Page Proof page 1 11.7.2007 2:16am Compositor Name: JGanesan 7 An Overview of SoC Buses 7.1 Introduction....................................................................... 7-1 7.2 On-Chip Communication Architectures ........................ 7-2 Background . Topologies . On-Chip Communication Protocols . Other Interconnect Issues . Advantages and M. Mitic´ Disadvantages of On-Chip Buses M. Stojcˇev 7.3 System-On-Chip Buses ..................................................... 7-4 AMBA Bus . Avalon . CoreConnect . STBus . Wishbone . University of Nisˇ CoreFrame . Manchester Asynchronous Bus for Low Energy . Z. Stamenkovic´ PI Bus . Open Core Protocol . Virtual Component Interface . m IHP GmbH—Innovations for High SiliconBackplane Network Performance Microelectronics 7.4 Summary.......................................................................... 7-15 7.1 Introduction The electronics industry has entered the era of multimillion-gate chips, and there is no turning back. This technology promises new levels of integration on a single chip, called the system-on-a-chip (SoC) design, but also presents significant challenges to the chip designers. Processing cores on a single chip may number well into the high tens within the next decade, given the current rate of advancements [1]. Interconnection networks in such an environment are, therefore, becoming more and more important [2]. Currently, on-chip interconnection networks are mostly implemented using buses. For SoC applications, design reuse becomes easier if standard internal connection buses are used for interconnecting components of the design. Design teams developing modules intended for future reuse can design interfaces for the standard bus around their particular modules. This allows future designers to slot the reuse module into their new design simply, which is also based around the same standard bus [3].
    [Show full text]
  • Vitex-II Pro: the Platfom for Programmable Systems
    The Platform for Programmable Systems Developing high-performance systems with embedded pro- cessors and fast I/O is quite a challenge. To be successful, you Industry’s Fastest must solve the difficult technical FPGA Fabric problems of hardware and Up to 4 IBM PowerPC™ Processors immersed in FPGA Fabric software development, I/O Up to 24 Embedded Rocket I/O™ Multi-Gigabit Transceivers interfacing, and third-party IP Up to 12 Digital Clock Managers integration; you must rigorously XCITE Digitally Controlled Impedance Technology simulate, test, and verify your Up to 556 18x18 Multipliers design; and you must meet Over 10 Mb Embedded Block RAM increasingly difficult deadlines with a cost-effective product that can adapt as industry standards Virtex-II Pro Platform FPGA Family quickly evolve. Benefits are Overwhelming The revolutionary Virtex-II Pro™ Because all of the critical system components (such as microprocessors, memory, IP peripherals, programmable logic, and high-performance I/O) are located on one family, based on the highly successful programmable logic device, you gain a significant performance and productivity Virtex-II architecture, provides a advantage. The Virtex-II Pro FPGA family, along with the Wind River Systems embedded tools and Xilinx ISE development environment, is the fastest, easiest, and unique platform for developing most cost effective method for developing your next generation high-performance high-performance microprocessor- programmable systems. and I/O-intensive applications. With Virtex-II Pro FPGAs, you get: Virtex-II Pro FPGAs provide up to • On-Chip IBM PowerPC Processors – You get maximum performance and ease of use because these are hard cores, operating at peak efficiency, tightly coupled with ™ four embedded 32-bit IBM PowerPC all memory and programmable logic resources.
    [Show full text]
  • Computing Platforms Chapter 4
    Computing Platforms Chapter 4 COE 306: Introduction to Embedded Systems Dr. Abdulaziz Tabbakh Computer Engineering Department College of Computer Sciences and Engineering King Fahd University of Petroleum and Minerals [Adapted from slides of Dr. A. El-Maleh, COE 306, KFUPM] Next . Basic Computing Platforms The CPU bus Direct Memory Access (DMA) System Bus Configurations ARM Bus: AMBA 2.0 Memory Components Embedded Platforms Platform-Level Performance Computing Platforms COE 306– Introduction to Embedded System– KFUPM slide 2 Embedded Systems Overview Actuator Output Analog/Digital Sensor Input Analog/Digital CPU Memory Embedded Computer Computing Platforms COE 306– Introduction to Embedded System– KFUPM slide 3 Computing Platforms Computing platforms are created using microprocessors, I/O devices, and memory components A CPU bus is required to connect the CPU to other devices Software is required to implement an application Embedded system software is closely tied to the hardware Computing Platform: hardware and software Computing Platforms COE 306– Introduction to Embedded System– KFUPM slide 4 Computing Platform A typical computing platform includes several major hardware components: The CPU provides basic computational facilities. RAM is used for program and data storage. ROM holds the boot program and some permanent data. A DMA controller provides direct memory access capabilities. Timers are used by the operating system A high-speed bus, connected to the CPU bus through a bridge, allows fast devices to communicate efficiently with the rest of the system. A low-speed bus provides an inexpensive way to connect simpler devices and may be necessary for backward compatibility as well. Computing Platforms COE 306– Introduction to Embedded System– KFUPM slide 5 Platform Hardware Components Computer systems may have one or more bus Buses are classified by their overall performance: lows peed, high- speed.
    [Show full text]
  • Xilinx XAPP1000: Reference System : Plbv46 PCI Express in a ML555
    Application Note: Embedded Processing Reference System: PLBv46 Endpoint Bridge R for PCI Express in a ML555 PCI/PCI Express Development Platform XAPP1000 (v1.0.1) May 6, 2008 Author: Lester Sanders Abstract This reference system demonstrates the functionality of the PLBv46 Endpoint Bridge for PCI Express® used in the Xilinx ML555 PCI/PCI Express Development Platform. The PLBv46 Endpoint Bridge is used in x1 and x4 PCIe® lane configurations. The PLBv46 Endpoint Bridge uses the Xilinx Endpoint core for PCI Express in the Virtex®-5 XC5VLX50T FPGA. The PLBv46 Bus is an IBM CoreConnect bus used for connecting the IBM PPC405 or PPC440 microprocessors, which are implemented as hard blocks on Xilinx Virtex FPGAs, and the Xilinx Microblaze microprocessor to Xilinx IP. A variety of tests generate and analyze PCIe traffic for hardware validation of the PLBv46 Endpoint Bridge. PCIe transactions are generated and analyzed by Catalyst and LeCroy test equipment. For endpoint to root complex transactions, the pcie_dma software application generates DMA transactions which move data over the PCIe link(s). For root complex to endpoint transactions, Catalyst and LeCroy scripts generate PCIe traffic. A Catalyst script which configures the PLBv46 Endpoint Bridge and performs memory write/read transactions is discussed. The steps to use Catalyst to measure PCIe performance are given, and performance results are provided.The principal intent of the performance testing is to illustrate how performance measurements can be done. Two stand-alone tools, PCItree and Memory Endpoint Test, are used to write and read PLBv46 Endpoint Bridge configuration space and memory in a PC environment.
    [Show full text]
  • Design and Implementation of Clocked Open Core Protocol Interfaces for Intellectual Property Cores and On-Chip Network Fabric
    DESIGN AND IMPLEMENTATION OF CLOCKED OPEN CORE PROTOCOL INTERFACES FOR INTELLECTUAL PROPERTY CORES AND ON-CHIP NETWORK FABRIC by Raghu Prasad Gudla A thesis submitted to the faculty of The University of Utah in partial fulfillment of the requirements for the degree of Master of Science Department of Electrical and Computer Engineering The University of Utah May 2011 Copyright c Raghu Prasad Gudla 2011 All Rights Reserved The University of Utah Graduate School STATEMENT OF THESIS APPROVAL This thesis of Raghu Prasad Gudla has been approved by the following supervisory committee members: Kenneth S. Stevens , Chair 01/14/2011 Date Approved Alan L. Davis , Member 01/14/2011 Date Approved Erik L. Brunvand , Member 01/14/2011 Date Approved and by Gianluca Lazzi , Chair of the Department of Electrical and Computer Engineering and by Charles A. Wight, Dean of the Graduate School. ABSTRACT This thesis designs, implements, and evaluates modular Open Core Protocol (OCP) interfaces for Intellectual Property (IP) cores and Network-on-Chip (NoC) that re- duces System-On-Chip (SoC) design time and enables research on different archi- tectural sequencing control methods. To utilize the NoCs design time optimization feature at the boundaries, a standardized industry socket was required, which can address the SoC shorter time-to-market requirements, design issues, and also the subsequent reuse of developed IP cores. OCP is an open industry standard socket interface specification used in this research to enable the IP cores reusability across multiple SoC designs. This research work designs and implements clocked OCP interfaces between IP cores and On-Chip Network Fabric (NoC), in single- and multi- frequency clocked domains.
    [Show full text]
  • New Virtex™-II Pro Family Extends Platform FPGA Capability with Multi
    Virtex-II Pro Platform FPGA Family Product Backgrounder The Virtex-II Pro Platform FPGA solution is arguably the most technically sophisticated silicon and software product in the programmable logic industry. The goal in developing the Virtex-II Pro FPGA was to revolutionize system architecture “from the ground up.” To achieve that objective, circuit engineers and system architects from IBM, Mindspeed, and Xilinx co- developed this advanced Platform FPGA. Engineering teams from top embedded systems companies, including Wind River Systems and Celoxica, worked together with Xilinx software teams to develop the systems software and IP solutions that enable new system architecture. The result is the first Platform FPGA solution capable of implementing ultra-high bandwidth SoC (system-on-a-chip) designs that were previously the exclusive domain of custom ASICs, yet with the flexibility and low development cost of programmable logic. This new solution is expected to usher a new era of leading-edge system architectures in networking applications, embedded systems, and digital signal processing systems. Virtex-II Pro Family Features • Five family members with 3,168 to 50,832 logic cells and 216 to 3,888 Kbits of Block RAM • Based upon Virtex-II IP-Immersion architecture • Multi-gigabit (3.125 Gb/s) serial transceiver blocks, up to 16 per device • PowerPC embedded processor cores, up to four per device Virtex-II Pro Family Key Value Proposition • Platform for Programmable Systems • Enables architectural synthesis • Delivers next generation connectivity standards • Enables a new development paradigm • Delivers leading edge price/performance value Virtex-II Pro Family Highlights The Virtex-II Pro family consists of five members, each with four to 16 RocketIO™ multi- gigabit transceivers based on the Mindspeed SkyRail™ technology.
    [Show full text]
  • View of the Thesis
    UNIVERSITY OF CINCINNATI Date:___________________ I, _________________________________________________________, hereby submit this work as part of the requirements for the degree of: in: It is entitled: This work and its defense approved by: Chair: _______________________________ _______________________________ _______________________________ _______________________________ _______________________________ Novel Methodologies for Efficient Networks-on-Chip implementation on Reconfigurable Devices A Dissertation submitted to the Division of Research and Advanced Studies of the University of Cincinnati in partial fulfillment of the requirements for the degree of DOCTOR OF PHILOSOPHY in the Department of Electrical and Computer Engineering of the College of Engineering November 2007 by Balasubramanian Sethuraman Bachelor of Engineering (B.E.) in Computer Science & Engineering Sri Venkateswara College of Engineering University of Madras, Chennai, Tamil Nadu, India 2002 Thesis Advisor and Committee Chair: Dr. Ranga Vemuri Abstract International Technology Roadmap for Semiconductors (ITRS) project the latest trend moving towards a system-level and platform-based design, involving large percent- age of design reuse. Different Intellectual Property (IP) cores, including processor and memory, are interconnected to build a typical System-on-Chip (SoC) architectures. Larger SoC designs dictate the data communication to happen over the global interconnects. At 45 nm and below, interconnects have profound impact on the performance (and power), due to
    [Show full text]
  • Automated Bus Generation for Multi-Processor Soc Design
    AUTOMATED BUS GENERATION FOR MULTI-PROCESSOR SOC DESIGN A Dissertation Presented to The Academic Faculty by Kyeong Keol Ryu In Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy School of Electrical and Computer Engineering Georgia Institute of Technology June 2004 AUTOMATED BUS GENERATION FOR MULTI-PROCESSOR SOC DESIGN Approved by: Dr. Vincent J. Mooney III, Adviser Dr. Jeffrey A. Davis Dr. Sudhakar Yalamanchili Dr. Paul Benkeser Dr. Thad Starner Date Approved: June 11, 2004 Dedicated to my wife, Hyejung Hyeon, my parents, and my parents-in-law iii ACKNOWLEDGMENTS This work could have not been finished without the support and sacrifice of many people I had to express my gratitude. First of all, I would like to deeply thank my adviser Vincent J. Mooney III. He has supported and encouraged me to develop my dissertation with his enthusiasm and professionalism throughout all stages of my Ph.D. program. He has been a great source of ideas and provided me with invaluable feedback. In addition, Dr. Mooney has been helping me improve my English skills with his consideration. I would also like to extend my appreciation to Dr. Jeffrey Davis, Dr. Sudhakar Yalamanchili, Dr. Paul Benkeser, and Dr. Thad Starner for serving on the committee and offering constructive comments. I have to thank all Hardware/Software Codesign group members for their helps and friendship. It is obvious that, without many helps by them, my long journey at Georgia Tech would have been much harder and lonelier. Also, I wish to thank my friends, Dr. Chang-ho Lee, Dr.
    [Show full text]