DOCSLIB.ORG

Jxts6966 Product Data Sheet System Host Board with a Multi-Core Processor

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Jxts6966 Product Data Sheet System Host Board with a Multi-Core Processor JXTS6966 PRODUCT DATA SHEET SYSTEM HOST BOARD WITH A MULTI-CORE PROCESSOR Quad-Core Intel® Xeon® Processor Three Channel DDR3-1333 Memory Interface, Six Serial ATA/300 with Integrated Memory Controller Up to 24GB Interfaces Dual USB Interfaces (Rev. 2.0) Dual USB Ports (Rev. 2.0) Video Port Dual Full-Speed 10/100/1000Base-T Ethernet Interfaces Power & Backplane I/O Connector C PCI Express® Connector B PCI Express® Connector A RoHS Compatible Raising system performance levels while lowering new technology deployment risks and power consumption are key features of Trenton's JXTS6966 single board computer. Here's a brief list of the SBC highlights: • System performance boost with Nehalem micro-architecture • Deployment risks lowered with extended-life board design • Single-processor SHB delivers fast memory performance • New CPU core and chipset designs reduce power consumption • 5-year product warranty maximizes system ROI • Scalable SHB easily supports dual-CPU upgrades PROCESSOR: PCI EXPRESS® GEN 2.0 and GEN 1.1 INTERFACES: PCI EXPRESS® CONFIGURATION: ® ® ® Quad-Core Intel Xeon C5500 Processor, 2.13GHz - 2.53GHz* Trenton’s JXTS6966 SHB supports PICMG 1.3 server or PCI Express - Edge Connectors A & B - One x16 or two x8 links, Processor Package: LGA1366 graphics-class systems with either a x16 or two x8 PCI Express® plus one x4 link *Dual-core processor options available and links on a PICMG 1.3 backplane. An additional x4 PCIe link - Eight reference clocks higher speed processors as available and eight PCIe reference clocks are also supplied on edge PCI Express - (IOB33/PCIe Expansion) - One x1 link connectors A & B of the SHB. Trenton’s optional IOB33 module ® ® PCI Express (on-board only) - Four x1 links The DDR3 integrated memory controllers of the Intel Xeon can be used on the board to provide additional x1PCIe link to a EC5500 series processor provides an impressive speed increase backplane. The Trenton JXTS6966 automatically configures all in system memory processing compared to previous generation of its PCIe links to operate as either PCIe Gen 2.0 or PCIe Gen ® processors. The Intel QuickPath Interconnect (QPI) between 1.1 interfaces based on the type of PCI Express endpoints such CPUs enables resource sharing for additional processing speed as option cards, PCIe switches and bridge chips. The PCI Express BOARD STIFFENER BARS: increases. Other processor features are: auto-negotiation feature is fully supported on the SHB and The two stiffener bars located on the back of the JXTS6966 • Extended-life, embedded components provide longevity enabling x1, x4, x8 and x16 PCI Express cards. maximize system integrity by ensuring proper SHB alignment within the card guides of the computer chassis. The stiffeners • Improved CPU thermal design saves power Quad-core micro-architecture with Intel® Hyper-Threading provide reliable SHB operation by protecting sensitive board • DDR3-1333 MEMORY INTERFACE: components from mechanical damage and assist in the safe doubles core processing capability (LC5528 & EC5549) The DDR3-1333 memory interface provides three channels on ® insertion and removal of the SHB from the system. • Intel Virtualization Technology (VT-x2 & VT-d2) the an Intel® Xeon® EC5500 Series Processor. The SHB supports • Integral PCI Express Gen 1.1 and Gen 2.0 links ECC registered, PC3-8500 or PC3-10600 DDR3 Mini-DIMMs. A maximum memory capacity of 24GB is supported when using PLATFORM CONTROLLER HUB (PCH): 8GB DDR3 Mini-DIMMs and 12GB when using 4GB Mini- The Intel® 3420 is a Platform Controller Hub or PCH that takes DIMMs. The peak memory interface bandwidth per channel is the place of the traditional multi-component chipset. The PCH 32GB/s when using the PC3-10600 Mini-DIMMs. Memory design approach saves power while providing enhanced system population rules and other interface details are available in the host board I/O, PCI Express and Ethernet interface capabilities. downloads area of the JXTS6966 product detail web page. VIDEO: THREE ETHERNET INTERFACES - 10/100/1000BASE-T: Trenton’s JXTS6966 SHB features a Graphics Processing Unit (GPU) The JXTS6966 SHB supports two Gigabit Ethernet ports on the driven with a x1 PCIe link from the PCH of the board. The GPU has board’s I/O bracket. A third Gigabit Ethernet interface is routed 8MB of on-board video memory to support pixel resolutions up to to edge connector C of the SHB for use on PICMG 1.3 1920 x 1200 (WUXGA) with a 64K color depth. backplanes. Dependable, always. TRENTON Technology Inc. 2350 Centennial Drive, Gainesville, Georgia 30504 Sales: (800) 875-6031 Phone: (770) 287-3100 Fax: (770) 287-3150 E-mail: [email protected] Web: www.TrentonTechnology.com JXTS6966 PRODUCT DATA SHEET Intel® DIMM Module Sockets Channel 02 ® Socket Bk02 Xeon DDR3-1333/1066/800 Processor DIMM Module Sockets Channel 01 Series EC5500 Socket Bk01 DDR3-1333/1066/800 Socket LGA1366 DIMM Module Sockets PCIe Links Channel 00 Gen2 or Gen 1 ESI/ Socket Bk00 DDR3-1333/1066/800 x4 x4 x4 x4 DMI x4 A3 x8 A2 x4 x16 A0 x4 x8 A1 x4 To x4 B0 x4 I/O PICMG 1.3 Bracket Ethernet PCH Backplane BP LAN Ethernet PHY via Edge 10/100/1000 PCIe[x4] Controller LAN 1 Base-T 10/100/1000 Connectors Intel PCIe[x1] x1 PCI Express Base-T A, B & C 82578 PCIe[x1] Intel USB 4 82575 LAN 2 USB 5 USB 6 USB 0 USB 7 SPI ® USB 1 Flash Intel 3420 IOB33 Video LPC Bus LPC x1 PCI Express Video Optional PCIe[x1] GPU x1 PCI Express I/O-PCIe PCIe[x1] USB 2 On-board XGI Header Board USB 3 Z11M Intel On-board SATA 300 BD3420 Headers Six Ports SERIAL ATA/300 PORTS: APPLICATION CONSIDERATIONS: ORDERING INFORMATION: An integrated Serial ATA (SATA) controller in the Intel® 3420 Power Requirements: Model No. CPU Speed Intel® No.* Typical Values - Static Desktop (Idle) with 6GB of system memory provides six SATA ports with data transfer rates up to 300MB/s. 506966-165-xG 2.53GHz EC5549 D,# Independent SATA drive operation and RAID drive array CPU Intel® No. +5V +12V +3.3V 506966-465-xG 2.27GHz EC5539 configurations are supported on the SHB. SATA drives reduce 2.53GHz EC5549 0.71A 3.28A 2.10A 506966-093-xG 2.0GHz EC5509# power consumption while simplifying system wiring. 2.27GHz EC5539D 0.71A 3.02A 2.08A 506966-264-xG 2.13GHz LC5528 2.0GHz EC5509 0.71A 2.98A 2.09A (xG = Memory) UNIVERSAL SERIAL BUS INTERFACES (USB 2.0): 2.13GHz LC5528 0.71A 2.90A 2.06A * = All CPU options are embedded CPUs, # = CPU without Hyper-Threading There are eight USB 2.0 interfaces on the JXTS6966 SHB. USB Typical Values - 100% Stress State with 6GB of system memory ® AGENCY APPROVALS: ports 0 and 1 are located on the I/O bracket, on-board headers CPU Intel No. +5V +12V +3.3V UL60950, CAN/CSA C22.2 No. 60950-00, EN55022:1998 Class B, contain ports 2 and 3, and USB ports 4, 5, 6 and 7 are routed to 2.53GHz EC5549 0.72A 7.99A 2.12A D EN61000-4-2:1995, EN61000-4-3:1997, EN61000-4-4:1995, the SHB’s edge connector C for use on backplanes that support 2.27GHz EC5539 0.72A 5.15A 2.09A EN61000-4-5:1995, EN61000-4-6:1996,EN61000-4-11:1994 the optional PICMG 1.3 USB interface capability. 2.0GHz EC5509 0.72A 6.70A 2.11A 2.13GHZ LC5528 0.72A 6.33A 2.07A The stated processing, memory and communication interface speeds and bandwidths are D = Dual-core CPU component maximums; actual system performance may vary. BIOS (FLASH): JXTS6966 board use Aptio® 4.x BIOS from American Megatrends, Intel, Intel Xeon, Intel Virtualization Technology, Intel Hyper-Threading, Intel VT-x2 Inc. (AMI). The board’s BIOS resides in the SHB’s SPI Flash Temperature/Environment: and Intel VT-d2 are trademarks or registered trademarks of Intel Corporation. Operating Temperature: 00 to 500 C. All other product names are trademarks of their respective owners. device to simplify field upgrades and BIOS customization. Air Flow Requirement: 350LFM continuous airflow Storage Temperature: - 200 to 700 C. Copyright ©2011 by TRENTON Technology Inc. All rights reserved ADDITIONAL PRODUCT FEATURES: Humidity: 5% to 90% non-condensing I/O Features: Optional I/O and PCIe expansion board provides: - x1 PCIe link routing to backplane PCIe Expansion Slot Mechanical: - Enhanced bi-directional parallel interface The standard active cooling solution used on the JXTS6966 - PS/2 mouse and keyboard interface (mini DIN connector) enables placement of option cards approximately 2.15” - Floppy drive interface and two high-speed serial ports (54.61mm) away from the top component side of the SHB. Contact Trenton for a system engineering consultation if your STANDARDS: application needs a lower profile cooling solution. The PCI Express® Base Specifications 2.0 and 1.1 overall board dimensions are 13.330” (33.858cm) L x SHB Express®System Host Board PCI Express Specification - 4.976” (12.639cm) H. PCI Industrial Computer Manufacturers Group (PICMG®) 1.3 Dependable, always. TRENT ON Technology Inc. 2350 Centennial Drive, Gainesville, Georgia 30504 Sales: (800) 875-6031 Phone: (770) 287-3100 Fax: (770) 287-3150 E-mail: [email protected] Web: www.TrentonTechnology.com 04041 1.6 8416966S .
Load more

Recommended publications
  • How to Hack a Turned-Off Computer Or Running Unsigned
    HOW TO HACK A TURNED-OFF COMPUTER, OR RUNNING UNSIGNED CODE IN INTEL ME Contents Contents ................................................................................................................................ 2 1. Introduction ...................................................................................................................... 3 1.1. Intel Management Engine 11 overview ............................................................................. 4 1.2. Published vulnerabilities in Intel ME .................................................................................. 5 1.2.1. Ring-3 rootkits.......................................................................................................... 5 1.2.2. Zero-Touch Provisioning ........................................................................................... 5 1.2.3. Silent Bob is Silent .................................................................................................... 5 2. Potential attack vectors ...................................................................................................... 6 2.1. HECI ............................................................................................................................... 6 2.2. Network (vPro only)......................................................................................................... 6 2.3. Hardware attack on SPI interface ..................................................................................... 6 2.4. Internal file system .........................................................................................................
    [Show full text]
  • Developing Solutions for the Internet of Things
    Cloud Data Gateways Analytics Things WHITE PAPER Internet of Things Developing Solutions for the Internet of Things Intel® products, solutions, and services are enabling secure and seamless solutions for the Internet of Things (IoT). Introduction The world is undergoing a dramatic transformation, rapidly transitioning from isolated systems to ubiquitous Internet-enabled ‘things’ capable of generating data that can be analyzed to extract valuable information. Commonly referred to as the Internet of Things (IoT), this new reality will enrich everyday life, increase business productivity, improve government efficiency, and the list goes on. Intel is working with a large community of solution providers to develop IoT solutions for a wide range of organizations and businesses, including industrial, retail, automotive, energy, and healthcare industries. The solutions generate actionable information by running analytic Powering software and services on data that moves between devices and the cloud in a manner that is Business always secure, manageable, and user-friendly. Transformation Whether connecting a consumer wearable device, vehicle, or factory controller to the Internet, everyone wants it to be quick and seamless. This paper describes how Intel® products and technologies are helping make this a reality by providing fundamental building blocks for a robust ecosystem that is developing end-to-end IoT solutions. Building Blocks for Thing to Cloud Innovation The IoT vision is to create opportunities to transform businesses, people’s lives, and the world in countless ways by enabling billions of systems across the globe to share and analyze data over the cloud. With these capabilities, IoT solutions can improve medical outcomes, create better products faster, lower development cost, make shopping more enjoyable, or optimize energy generation and consumption.
    [Show full text]
  • BRKINI-2390.Pdf
    BRKINI-2390 Data Center security within modern compute and attached fabrics - servers, IO, management Dan Hanson Director UCS Architectures and Technical Marketing Cisco Spark Questions? Use Cisco Spark to communicate with the speaker after the session How 1. Find this session in the Cisco Live Mobile App 2. Click “Join the Discussion” 3. Install Spark or go directly to the space 4. Enter messages/questions in the space cs.co/ciscolivebot#BRKINI-2390 © 2018 Cisco and/or its affiliates. All rights reserved. Cisco Public Recent Press Items © 2018 Cisco and/or its affiliates. All rights reserved. Cisco Public Agenda • x86 Architecture Review • BIOS and Kernel Manipulation • Device Firmware Manipulation • On Server Data Storage Manipulation • Segmentation and Device access • Root of Trust Flow • Policy Control vs. Component Configuration (Cisco UCS and ACI) • Example of Security Offloading: Skyport Systems • Conclusion x86 Architecture Review Many Points of possible attack X86 Reference Legacy Elements • You may see many terms in various articles shown here • Over time, items moving on the CPU itself • Memory • PCIe • Processors/Servers differentiation in some areas • Front Side Bus speeds • Direct Media Interface • Southbridge Configurations BRKINI-2390 © 2018 Cisco and/or its affiliates. All rights reserved. Cisco Public 7 X86 Reference Fundamental Architecture • Not shown: Quick Path Interconnect/UltraPath Interconnect for CPU to CPU communications • Varied counts and speeds for multi-socket systems • Current Designs have On-Die PCIe and Memory controllers • Varied numbers and DIMMs in memory channels by CPU • Platform Controller Hub varies and can even offer server acceleration and security functions BRKINI-2390 © 2018 Cisco and/or its affiliates.
    [Show full text]
  • Dell EMC Poweredge C4140 Technical Guide
    Dell EMC PowerEdge C4140 Technical Guide Regulatory Model: E53S Series Regulatory Type: E53S001 Notes, cautions, and warnings NOTE: A NOTE indicates important information that helps you make better use of your product. CAUTION: A CAUTION indicates either potential damage to hardware or loss of data and tells you how to avoid the problem. WARNING: A WARNING indicates a potential for property damage, personal injury, or death. © 2017 - 2019 Dell Inc. or its subsidiaries. All rights reserved. Dell, EMC, and other trademarks are trademarks of Dell Inc. or its subsidiaries. Other trademarks may be trademarks of their respective owners. 2019 - 09 Rev. A00 Contents 1 System overview ......................................................................................................................... 5 Introduction............................................................................................................................................................................ 5 New technologies.................................................................................................................................................................. 5 2 System features...........................................................................................................................7 Specifications......................................................................................................................................................................... 7 Product comparison.............................................................................................................................................................
    [Show full text]
  • C610 Series Chipset and Intel® X99 Chipset Platform Controller Hub (PCH) External Design Specification (EDS) Specification Update
    Intel® C610 Series Chipset and Intel® X99 Chipset Platform Controller Hub (PCH) External Design Specification (EDS) Specification Update June 2016 Reference Number: 330789-004 Intel technologies’ features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at Intel.com, or from the OEM or retailer. No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses. You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. I2C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel. Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.
    [Show full text]
  • (PCH) Thermal Mechanical Specifications and Design Guid
    Intel® 6 Series Chipset and Intel® C200 Series Chipset Thermal Mechanical Specifications and Design Guidelines (TMSDG) May 2011 324647-004 INFORMATIONLegal Lines and Disclaimers IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information. The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
    [Show full text]
  • Creating a Pci Express Interconnect in the Gem5 Simulator
    CREATING A PCI EXPRESS INTERCONNECT IN THE GEM5 SIMULATOR BY KRISHNA PARASURAM SRINIVASAN THESIS Submitted in partial fulfillment of the requirements for the degree of Master of Science in Electrical and Computer Engineering in the Graduate College of the University of Illinois at Urbana-Champaign, 2018 Urbana, Illinois Adviser: Associate Professor Nam Sung Kim ABSTRACT In this thesis, the objective was to implement a PCI (Peripheral Component Interconnect) Express interconnect in the gem5 architecture simulator. The interconnect was designed with the goal of aiding accurate modeling of PCI Express-based devices in gem5 in the future. The PCI Express interconnect that was created consisted of a root complex, PCI Express switch, as well as individual PCI Express links. Each of these created components can work independently, and can be easily integrated into the existing gem5 platforms for the ARM Instruction Set Architecture. The created PCI Express interconnect was evaluated against a real PCI Express interconnect present on an Intel Xeon server platform. The bandwidth offered by both interconnects was compared by reading data from storage devices using the Linux utility “dd”. The results indicate that the gem5 PCI Express interconnect can provide between 81% - 91.6% of the bandwidth of the real PCI Express interconnect. However, architectural differences between the gem5 and Intel Xeon platforms used, as well as unimplemented features of the PCI Express protocol in the gem5 PCI Express interconnect, necessitate more strenuous validation
    [Show full text]
  • United States Securities and Exchange Commission Form
    UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C. 20549 FORM 8-K CURRENT REPORT Pursuant to Section 13 OR 15(d) of The Securities Exchange Act of 1934 Date of Report: November 20, 2014 (Date of earliest event reported) INTEL CORPORATION (Exact name of registrant as specified in its charter) Delaware 000-06217 94-1672743 (State or other jurisdiction (Commission (IRS Employer of incorporation) File Number) Identification No.) 2200 Mission College Blvd., Santa Clara, California 95054-1549 (Address of principal executive offices) (Zip Code) (408) 765-8080 (Registrant's telephone number, including area code) (Former name or former address, if changed since last report) Check the appropriate box below if the Form 8-K filing is intended to simultaneously satisfy the filing obligation of the registrant under any of the following provisions (see General Instruction A.2. below): [ ] Written communications pursuant to Rule 425 under the Securities Act (17 CFR 230.425) [ ] Soliciting material pursuant to Rule 14a-12 under the Exchange Act (17 CFR 240.14a-12) [ ] Pre-commencement communications pursuant to Rule 14d-2(b) under the Exchange Act (17 CFR 240.14d-2(b)) [ ] Pre-commencement communications pursuant to Rule 13e-4(c) under the Exchange Act (17 CFR 240.13e-4c)) Item 7.01 Regulation FD Disclosure The information in this report shall not be treated as filed for purposes of the Securities Exchange Act of 1934, as amended. On November 20, 2014, Intel Corporation presented business and financial information to institutional investors, analysts, members of the press and the general public at a publicly available webcast meeting (the "Investor Meeting").
    [Show full text]
  • HPC Software Cluster Solution
    Architetture innovative per il calcolo e l'analisi dati Marco Briscolini Workshop di CCR La Biodola, Maggio 16-20. 2016 2015 Lenovo All rights reserved. Agenda . Cooling the infrastructure . Managing the infrastructure . Software stack 2015 Lenovo 2 Target Segments - Key Requirements Data Center Cloud Computing Infrastructure Key Requirements: Key Requirements: • Low-bin processors (low • Mid-high bin EP cost) processors High Performance • Smaller memory (low • Lots of memory cost) Computing (>256GB/node) for • 1Gb Ethernet virtualization Key Requirements: • 2 Hot Swap • 1Gb / 10Gb Ethernet drives(reliability) • 1-2 SS drives for boot • High bin EP processors for maximum performance Virtual Data • High performing memory Desktop Analytics • Infiniband Key Requirements: • 4 HDD capacity Key Requirements: • Mid-high bin EP processors • GPU support • Lots of memory (> • Lots of memory (>256GB per 256GB per node) for node) virtualization • 1Gb / 10Gb Ethernet • GPU support • 1-2 SS drives for boot 3 A LOOK AT THE X86 MARKET BY USE . HPC is ~6.6 B$ growing 8% annually thru 2017 4 Some recent “HPC” EMEA Lenovo 2015 Client wins 5 This year wins and installations in Europe 1152 nx360M5 DWC 1512 nx360M5 BRW EDR 3600 Xeon KNL 252 nx360M5 nodes 392 nx360M5 nodes GPFS, GSS 10 PB IB FDR14, Fat Tree IB FDR14 3D Torus OPA GPFS, 150 TB, 3 GB/s GPFS 36 nx360M5 nodes 312 nx360M5 DWC 6 nx360M5 with GPU 1 x 3850X6 GPFS, IB FDR14, 2 IB FDR, GPFS GSS24 6 2 X 3 PFlops SuperMUC systems at LRZ Phase 1 and Phase 2 Phase 1 Ranked 20 and 21 in Top500 June 2015 • Fastest Computer in Europe on Top 500, June 2012 – 9324 Nodes with 2 Intel Sandy Bridge EP CPUs – HPL = 2.9 PetaFLOP/s – Infiniband FDR10 Interconnect – Large File Space for multiple purpose • 10 PetaByte File Space based on IBM GPFS with 200GigaByte/s I/O bw Phase 2 • Innovative Technology for Energy Effective .
    [Show full text]
  • Intel Xeon E5-2600 V3 Codename Haswell-EP Launch
    Intel Xeon E5-2600 v3 Codename Haswell-EP Launch 1 Introduction It’s that time of year again when Intel finally release their latest enterprise processor for the dual processor segment to the eagerly awaiting professional market. Following on in the traditional early September launch time frame, the Xeon E5-2600 v3 processor series, codename Haswell-EP has been officially launched, finally allowing us at Bostonlabs to go through all the exciting details of the processors which we’ve been testing secretly in our labs for some time. A Xeon E5-2600 v2 (left) pictured with the new Xeon E5-2600 v3 Series (right) As a “Tock” in the Intel ”Tick/Tock” release cycle, Haswell is an all new core microarchitecture, meaning that the core has been vastly redesigned and introduces many new features, yet stays on the same 22nm lithography as its predecessor – Ivy Bridge. 2 Intel®’s Tick / Tock roadmap to date from Nehalem to present The Haswell microarchitecture itself, has actually been around for more than 12 months in the guise of the lower end Xeon E3-1200 v3 series processor, so the processor feature and instruction set is somewhat familiar, however Haswell-EP takes the changes that its entry level sibling delivered and expands on them significantly. A new platform generation codename “Grantley” was also launched to compliment Haswell –EP, replacing “Romley”. This brings in a new processor socket “Socket R3” which is similar to the outgoing “Socket R” and uses the same 2011 LGA pins, but these are laid out in a slightly different configuration to avoid confusion and accidental insertion of the older model.
    [Show full text]
  • User's Guide for Conga-JC370
    conga-JC370 Juke SBC 8th Generation Intel Core i7, i5, i3 and Celeron Single Chip Ultra Low TDP U-Series SoC User's Guide Revision 1.3 Revision History Revision Date (yyyy-mm-dd) Author Changes 0.1 2019-11-19 AEM • Preliminary release 1.0 2020-02-06 AEM • Updated the ethernet description and Intel AMT version in section 2.1 “Feature List” • Added note about TSN support to section 5.6 “Ethernet” • Corrected the signal name of pins 69 and 71 in section 5.2.4 “M.2 Key M Socket” • Updated table 8 “Power Consumption Values” • Added BIOS MLF information to 7 “BIOS Setup Description” • Deleted section 8 “Industry Specifications” • Official release 1.1 2021-01-25 AEM • Deleted table 5 “Power Supply” • Added section 7 “Mechanical Drawing” 1.2 2021-03-30 AEM • Updated section 3 “Block Diagram” • Deleted adapter with part number 052232 from table 4 “Adapters • Corrected Ethernet description in table 5 “Feature Summary” • Updated section 5.6 “Ethernet” 1.3 2021-07-31 AEM • Added Software License Information • Changed congatec AG to congatec GmbH • Removed the optional CAN header from table 5 “Feature Summary” and section 3 “Block diagram” • Corrected the sleep state typographical error in table 33 “X4 Pinout Description” • Updated section 6.6 “congatec Battery Management Interface” Copyright © 2019 congatec GmbH JCWLm13 2/57 Preface This user's guide provides information about the components, features and connectors available on the conga-JC370 Juke single board computer. Software Licenses Notice Regarding Open Source Software The congatec products contain Open Source software that has been released by programmers under specific licensing requirements such as the “General Public License“ (GPL) Version 2 or 3, the “Lesser General Public License“ (LGPL), the “ApacheLicense“ or similar licenses.
    [Show full text]
  • Intel's Core 2 Family
    Intel’s Core 2 family - TOCK lines References Dezső Sima Vers. 1.0 Januar 2019 Contents (1) • 1. Introduction • 2. The Core 2 line • 3. The Nehalem line • 4. The Sandy Bridge line • 5. The Haswell line • 6. The Skylake line • 7. The Kaby Lake line • 8. The Kaby Lake Refresh line • 9. The Coffee Lake line • 10. The Coffee Lake line Refresh Contents (2) • 11. The Cannon Lake line (outlook) • 12. Sunny Cove • 13. References 13. References 12. References (1) [1]: Singhal R., “Next Generation Intel Microarchitecture (Nehalem) Family: Architecture Insight and Power Management, IDF Taipeh, Oct. 2008, http://intel.wingateweb.com/taiwan08/ published/sessions/TPTS001/FA08%20IDFTaipei_TPTS001_100.pdf [2]: Bryant D., “Intel Hitting on All Cylinders,” UBS Conf., Nov. 2007, http://files.shareholder.com/downloads/INTC/0x0x191011/e2b3bcc5-0a37-4d06- aa5a-0c46e8a1a76d/UBSConfNov2007Bryant.pdf [3]: Fisher S., “Technical Overview of the 45 nm Next Generation Intel Core Microarchitecture (Penryn),” IDF 2007, ITPS001, http://isdlibrary.intel-dispatch.com/isd/89/45nm.pdf [4]:Pabst T., The New Athlon Processor: AMD Is Finally Overtaking Intel, Tom's Hardware, August 9, 1999, http://www.tomshardware.com/reviews/athlon-processor,121-2.html [5]: Carmean D., “Inside the Pentium 4 Processor Micro-architecture,” Aug. 2000, http://people.virginia.edu/~zl4j/CS854/pda_s01_cd.pdf [6]: Shimpi A. L. & Clark J., “AMD Opteron 248 vs. Intel Xeon 2.8: 2-way Web Servers go Head to Head,” AnandTech, Dec. 17 2003, http://www.anandtech.com/showdoc.aspx?i=1935&p=1 [7]: Völkel F., “Duel of the Titans: Opteron vs. Xeon : Hammer Time: AMD On The Attack,” Tom’s Hardware, Apr.
    [Show full text]