DOCSLIB.ORG

Portable Product Miniaturization and the Ergonomic Threshold by David H

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Portable Product Miniaturization and the Ergonomic Threshold by David H Portable Product Miniaturization and the Ergonomic Threshold by David H. Levy S.B. Mechanical Engineering, MIT 1987 S.M. Mechanical Engineering, MIT 1987 Submitted to the department of Mechanical Engineering in partial fulfillment of the requirements for the degree of Ph.D. In Mechanical Engineering at the Massachusetts Institute of Technology June 1997 © 1997 David H. Levy. All rights reserved. The author hereby grants to MIT permission to reproduce and to distribute publicly paper and electronic copies of this thesis document in whole or in part. Signature of author: Department of Mechanical Engineering May 27. 1997 Certified by: -- --- Alexander Slocum Associate Professor of Mechanical Engineering _.mwThesis S•inprvisor Accepted by: o iSonin Graduate Officer JAN (061i99 LIRA"P"ES Portable Product Miniaturization and the Ergonomic Threshold by David H. Levy Submitted to the department of Mechanical Engineering in partial fulfillment of the requirements for the degree of Ph.D. in Mechanical Engineering ABSTRACT Portable products have exhibited two notable and conflicting trends over the last thirty years: They have simultaneously grown smaller and more complex. Superimposed on these trends is the unchanging size of the human hand. Together, these three curves define the limitations on miniaturization of portable products, a market segment inextricably entwined with our concept of the future. This thesis: 1) identifies the "ergonomic threshold" as the transition between electronic- limited miniaturization and interface-limited miniaturization, stating it to be an important juncture, affecting portable products directly, as well as creating an ongoing dynamic between the interface and electronic industries. 2) investigates the ergonomic threshold with respect to miniaturization technologies of the present and future, and identifies a notable gap in the stream of technologic advance along the miniaturization curve in terms of price and performance. As proof of this gap, several key family groups are identified whose technologic development has been stalled due to the non-existence of suitable input devices. 3) introduces a series of three input technologies that address the technology gap. The first technology increases input density by an order of magnitude without compromising on ergonomic quality or increasing cost. The second solves an ergonomic probl W4atprevents non-chorded keyboards from use in the highly miniaturized f f•wvea e computing. The third offers the advantages of traditi '' aE~gmented reality applications while providing a second order-of-magnitude size e rease. Thesis Supervisor: Alexander Henry Slocum, Ph.D. Title: Alex and Brit d'Arbeloff Associate Professor of Mechanical Engineering 1. OVERVIEWSC.......................................................................................................... ............ 11 1.1 SCOPE ............................................................................................................................................................................................. 12 1.2 SOCIOLOGICAL SIGNIFICANCE OF MINIATURIZATION ............................................................ ...................... 13 1.3 ECONOMIC SIGNIFICANCE OF MINIATURIZATION .................................................................. ......................... 13 1.4 OBJECTIVES ................................................................................................................................................................................ 14 1.5 CONTRIBUTIONS ....................................................................................................................................................................... 16 1.6 W HAT IS ERGONOMICS ? ..................................................................................................................................................... 17 2. THE ERGONOMIC THRESHOLD - THEORY ..................................... ................. 20 2.1 OVERVIEW ................................................................................................................................................................................... 20 2.2 ELECTRONIC MINIATURIZATION CURVE..................................................................................... ......................... 20 2.3 PRODUCT MINIATURIZATION ASYMPTOTE ................................................................................... ..................... 22 2.4 DEFINITION OF ET.................................................................................................................................................................... 22 2.4. 1 Electronic-LimitedProduct Regime........................................................................................ .......................... 24 2.4.2 Interface-limited ProductRegime ................................................................................................................ 24 2.5 INCREASED FUNCTIONALITY .......................................................................................................................................... 25 2.6 FUNCTIONALITY ASYMPTOTE ........................................................................................................................................ 25 2.7 PRODUCT MINIATURIZATION CURVE ........................................................................................... ......................... 26 2.8 ELECTRONIC/INTERFACE DYNAMIC ............................................................................................ ........................... 27 2.9 SUMMARY OF THE ERGONOMIC THRESHOLD THEORY .................................................................. ............. 29 2.10 PREDICTIONS MADE BY ET THEORY .................................................................................................................. 30 3. ERGONOMIC THRESHOLD - PRACTICE................................................................ 32 3.1 CASE HISTORY OF THE MOBILE DATA TERMINAL ...................................................................... ................... 33 3.2 CASE HISTORY OF THE PAGER ......................................................................................................................................... 37 3.2.1 Beeps only............................................................................................................................................................................ 37 3.2.2 Voice...................................................................................................................................................................................... 38 3.2.3 Receive Numeric and Alphanumeric..................................................................................... ............................ 38 3.2.4 Send Alphanumeric....................................................................................................................................................... 38 3.3 PRODU CTS B EY OND THE ET .............................................................................................................................................. 41 3.3.1 Pagers.................................................................................................................................................................................... 42 3.3.2 Computers........................................................................................................................................................................... 42 3.3.3 Telephone............................................................................................................................................................................ 43 3.3.4 Interactive Television .................................................................................................................................................... 43 3.4 M AGNITUDE OF ECONOM IC IM PACT ................................................................................................................... 44 4. TECHNOLOGY GAP .............................................................................................. 45 4.1 EXISTING ERGONOMIC KEYBOARD PARADIGM .................................... 45 4.2 THE ADVANCE OF INTERFACE COMPLEXITY ......................................... ............................................... 47 4.2.1 Introductory Product-Specific Controls.................................................................................................... ...... 48 4.2.2 Advanced Product-SpecificControls (1-4) ............................................................................................................ 48 4.2.3 N um erics (10) ..................................................................................................................................................................... 48 4.2.4 N um eric operators(5-30) .............................................................................................................................................. 48 4. 2.5 Alpha and associatedcharacters (44) ........................................................................................................ .. 48 4.2.6 Fullfunctionality (38).....................................................................................................................................................49 4.3 INPUT D EVICE EVALUATION .........................................................................................................................................
Load more

Recommended publications
  • Imperial College London Department of Physics Graphene Field Effect
    Imperial College London Department of Physics Graphene Field Effect Transistors arXiv:2010.10382v2 [cond-mat.mes-hall] 20 Jul 2021 By Mohamed Warda and Khodr Badih 20 July 2021 Abstract The past decade has seen rapid growth in the research area of graphene and its application to novel electronics. With Moore's law beginning to plateau, the need for post-silicon technology in industry is becoming more apparent. Moreover, exist- ing technologies are insufficient for implementing terahertz detectors and receivers, which are required for a number of applications including medical imaging and secu- rity scanning. Graphene is considered to be a key potential candidate for replacing silicon in existing CMOS technology as well as realizing field effect transistors for terahertz detection, due to its remarkable electronic properties, with observed elec- tronic mobilities reaching up to 2 × 105 cm2 V−1 s−1 in suspended graphene sam- ples. This report reviews the physics and electronic properties of graphene in the context of graphene transistor implementations. Common techniques used to syn- thesize graphene, such as mechanical exfoliation, chemical vapor deposition, and epitaxial growth are reviewed and compared. One of the challenges associated with realizing graphene transistors is that graphene is semimetallic, with a zero bandgap, which is troublesome in the context of digital electronics applications. Thus, the report also reviews different ways of opening a bandgap in graphene by using bi- layer graphene and graphene nanoribbons. The basic operation of a conventional field effect transistor is explained and key figures of merit used in the literature are extracted. Finally, a review of some examples of state-of-the-art graphene field effect transistors is presented, with particular focus on monolayer graphene, bilayer graphene, and graphene nanoribbons.
    [Show full text]
  • The Economic Impact of Moore's Law: Evidence from When It Faltered
    The Economic Impact of Moore’s Law: Evidence from when it faltered Neil Thompson Sloan School of Management, MIT1 Abstract “Computing performance doubles every couple of years” is the popular re- phrasing of Moore’s Law, which describes the 500,000-fold increase in the number of transistors on modern computer chips. But what impact has this 50- year expansion of the technological frontier of computing had on the productivity of firms? This paper focuses on the surprise change in chip design in the mid-2000s, when Moore’s Law faltered. No longer could it provide ever-faster processors, but instead it provided multicore ones with stagnant speeds. Using the asymmetric impacts from the changeover to multicore, this paper shows that firms that were ill-suited to this change because of their software usage were much less advantaged by later improvements from Moore’s Law. Each standard deviation in this mismatch between firm software and multicore chips cost them 0.5-0.7pp in yearly total factor productivity growth. These losses are permanent, and without adaptation would reflect a lower long-term growth rate for these firms. These findings may help explain larger observed declines in the productivity growth of users of information technology. 1 I would like to thank my PhD advisors David Mowery, Lee Fleming, Brian Wright and Bronwyn Hall for excellent support and advice over the years. Thanks also to Philip Stark for his statistical guidance. This work would not have been possible without the help of computer scientists Horst Simon (Lawrence Berkeley National Lab) and Jim Demmel, Kurt Keutzer, and Dave Patterson in the Berkeley Parallel Computing Lab, I gratefully acknowledge their overall guidance, their help with the Berkeley Software Parallelism Survey and their hospitality in letting me be part of their lab.
    [Show full text]
  • Nanoelectronics
    Highlights from the Nanoelectronics for 2020 and Beyond (Nanoelectronics) NSI April 2017 The semiconductor industry will continue to be a significant driver in the modern global economy as society becomes increasingly dependent on mobile devices, the Internet of Things (IoT) emerges, massive quantities of data generated need to be stored and analyzed, and high-performance computing develops to support vital national interests in science, medicine, engineering, technology, and industry. These applications will be enabled, in part, with ever-increasing miniaturization of semiconductor-based information processing and memory devices. Continuing to shrink device dimensions is important in order to further improve chip and system performance and reduce manufacturing cost per bit. As the physical length scales of devices approach atomic dimensions, continued miniaturization is limited by the fundamental physics of current approaches. Innovation in nanoelectronics will carry complementary metal-oxide semiconductor (CMOS) technology to its physical limits and provide new methods and architectures to store and manipulate information into the future. The Nanoelectronics Nanotechnology Signature Initiative (NSI) was launched in July 2010 to accelerate the discovery and use of novel nanoscale fabrication processes and innovative concepts to produce revolutionary materials, devices, systems, and architectures to advance the field of nanoelectronics. The Nanoelectronics NSI white paper1 describes five thrust areas that focus the efforts of the six participating agencies2 on cooperative, interdependent R&D: 1. Exploring new or alternative state variables for computing. 2. Merging nanophotonics with nanoelectronics. 3. Exploring carbon-based nanoelectronics. 4. Exploiting nanoscale processes and phenomena for quantum information science. 5. Expanding the national nanoelectronics research and manufacturing infrastructure network.
    [Show full text]
  • Keyboard Scan Code Specification
    Windows Platform Design Notes Designing Hardware for the Microsoft® Windows® Family of Operating Systems Keyboard Scan Code Specification Abstract: This specification details the PS/2 Scan Codes and USB Usage Tables that are validated for compliance to the Microsoft® Windows® Logo Program testing standard. This document details the alternative make and break PS/2 scan code and USB code response for the Windows Logo Key and Application Keys, plus Advanced Configuration and Power Interface (ACPI) power controls. This specification was previous published, with the same content, as “Windows Hardware Quality Labs Keyboard Specification” and also referred to as “Windows Keys Specification” and “New Keys Specification.” Revision 1.3a — March 16, 2000 Disclaimer: The information contained in this document represents the current view of Microsoft Corporation on the issues discussed as of the date of publication. Because Microsoft must respond to changing market conditions, it should not be interpreted to be a commitment on the part of Microsoft, and Microsoft cannot guarantee the accuracy of any information presented. This document is for informational purposes only. MICROSOFT MAKES NO WARRANTIES, EXPRESS OR IMPLIED, IN THIS DOCUMENT. Microsoft Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights covering subject matter in this document. The furnishing of this document does not give you any license to the patents, trademarks, copyrights, or other intellectual property rights except as expressly provided in any written license agreement from Microsoft Corporation. Microsoft does not make any representation or warranty regarding specifications in this document or any product or item developed based on these specifications.
    [Show full text]
  • FAQ: Sic MOSFET Application Notes
    FAQ SiC MOSFET Description This document introduces the Frequently Asked Questions and answers of SiC MOSFET. © 20 21 2021-3-22 Toshiba Electronic Devices & Storage Corporation 1 Table of Contents Description .............................................................................................................................................................. 1 Table of Contents .................................................................................................................................................... 2 List of Figures / List of Tables ................................................................................................................................ 3 1. What is SiC ? ...................................................................................................................................................... 4 2. Is it possible to connect multiple SiC MOSFETs in parallel ? ........................................................................... 5 ............................................................................... 6 .................................................................................... 7 5. If Si IGBT replaced with SiC MOSFET, what will change ? ............................................................................. 8 6. Is there anything to note about the Gate drive voltage ? ..................................................................................... 9 RESTRICTIONS ON PRODUCT USE ..............................................................................................................
    [Show full text]
  • Professional. CHERRY Professional
    PROFESSIONAL. CHERRY Professional www.cherrycorp.com ORIGINAL CHERRY. THE POWER OF IDEAS COMBINED WITH THE RELIABILITY OF EXPERIENCE … OFFICE PAGE 06 – 23 eHEALTH PAGE 24 – 31 SECURITY PAGE 32 – 39 CHERRY has developed and produced innovative input systems for computers since 1967. The difference in quality, reliability, durability and design is something you need to experience first-hand. No other manufacturer has more experience and knowledge worldwide. How does this benefit you, the customer? CHERRY products are synonymous with first-rate technology.. From the very beginning, CHERRY products have delighted customers and operators with uncompromising high quality and attractive ergonomic designs. In other words: CHERRY fulfils and exceeds the expectations of both professional and private users. With specially tailored input solutions for all areas. Insist on original CHERRY … INDUSTRIAL PAGE 40 – 49 POS / Pot / MOBILE PAGE 50 – 69 SERVICE PAGE 70 – 83 2 3 CHERRY Professional /2) /2) S S B/P B/P ingerprint sensor ingerprint sensor F F US US ormat ormat F F C C B B receiver B 232 /2 /2 ” ” S S L L TK TK ther ther S S X oftware X oftware T T PK PK TK TK Contactless chip card reader chip card Contactless reader chip card Contactless Wireless transmission Wireless Codeset 3 support / Trackball Touchpad buttons Programmable reader Chip card reader Magnetic card 16 transmission Wireless Codeset 3 support / Trackball Touchpad buttons Programmable reader Chip card reader Magnetic card Catalog page Catalog Keyboard Desktop Mouse reader Card MX
    [Show full text]
  • The Bottom-Up Construction of Molecular Devices and Machines*
    Pure Appl. Chem., Vol. 80, No. 8, pp. 1631–1650, 2008. doi:10.1351/pac200880081631 © 2008 IUPAC Nanoscience and nanotechnology: The bottom-up construction of molecular devices and machines* Vincenzo Balzani‡ Department of Chemistry “G. Ciamician”, University of Bologna, 40126 Bologna, Italy Abstract: The bottom-up approach to miniaturization, which starts from molecules to build up nanostructures, enables the extension of the macroscopic concepts of a device and a ma- chine to molecular level. Molecular-level devices and machines operate via electronic and/or nuclear rearrangements and, like macroscopic devices and machines, need energy to operate and signals to communicate with the operator. Examples of molecular-level photonic wires, plug/socket systems, light-harvesting antennas, artificial muscles, molecular lifts, and light- powered linear and rotary motors are illustrated. The extension of the concepts of a device and a machine to the molecular level is of interest not only for basic research, but also for the growth of nanoscience and the development of nanotechnology. Keywords: molecular devices; molecular machines; information processing; photophysics; miniaturization. INTRODUCTION Nanotechnology [1–8] is a frequently used word both in the scientific literature and in the common lan- guage. It has become a favorite, and successful, term among America’s most fraudulent stock promot- ers [9] and, in the venture capital world of start-up companies, is perceived as “the design of very tiny platforms upon which to raise enormous amounts of money” [1]. Indeed, nanotechnology is a word that stirs up enthusiasm or fear since it is expected, for the good or for the bad, to have a strong influence on the future of mankind.
    [Show full text]
  • Micromanufacturing and Fabrication of Microelectronic Devices
    Micromanufacturing and Fabrication of Microelectronic PART Devices •••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••V The importance of the topics covered in the following two chapters can best be appreciated by considering the manufacture of a simple metal spur gear. It is impor- tant to recall that some gears are designed to transmit power, such as those in gear boxes, yet others transmit motion, such as in rack and pinion mechanisms in auto- mobile steering systems. If the gear is, say, 100 mm (4 in.) in diameter, it can be produced by traditional methods, such as starting with a cast or forged blank, and machining and grinding it to its final shape and dimensions. A gear that is only 2 mm (0.080 in.) in diameter, on the other hand, can be difficult to produce by these meth- ods. If sufficiently thin, the gear could, for example, be made from sheet metal, by fine blanking, chemical etching, or electroforming. If the gear is only a few micrometers in size, it can be produced by such tech- niques as optical lithography, wet and dry chemical etching, and related processes. A gear that is only a nanometer in diameter would, however, be extremely difficult to produce; indeed, such a gear would have only a few tens of atoms across its surface. The challenges faced in producing gears of increasingly smaller sizes is highly informative, and can be put into proper perspective by referring to the illustration of length scales shown in Fig. V.1. Conventional manufacturing processes, described in Chapters 11 through 27, typically produce parts that are larger than a millimeter or so, and can be described as visible to the naked eye.
    [Show full text]
  • Noise and Interference Management in 3-D Integrated Wireless Systems
    Noise and Interference Management in 3-D Integrated Wireless Systems Emre Salman, Alex Doboli, and Milutin Stanacevic Department of Electrical and Computer Engineering Stony Brook University Stony Brook, New York 11794 [emre, adoboli, milutin]@ece.sunysb.edu Abstract—Three-dimensional (3-D) integration technology is an emerging candidate to alleviate the interconnect bottleneck by utilizing the third dimension. One of the important advantages of the 3-D technology is the capability to stack memory on top of the processor cores, significantly increasing the memory bandwidth. The application of 3-D integration to high perfor- mance processors, however, is limited by the thermal constraints since transferring the heat within a monolithic 3-D system is a challenging task. Alternatively, the application of 3-D integration to life sciences has not yet received much attention. Since typical applications in life sciences consume significantly less energy, the thermal constraints are relatively alleviated. Alternatively, interplane noise coupling emerges as a fundamental limitation in these highly heterogeneous 3-D systems. Various noise coupling paths in a heterogeneous 3-D system are investigated in this paper. Fig. 1. Monolithic 3-D integration technology where through silicon vias Contrary to the general assumption, 3-D systems are shown to (TSVs) are utilized to achieve communication among the planes [2]. be highly susceptible to substrate noise coupling. The effects of through silicon vias (TSVs) on noise propagation are also discussed. Furthermore, design methodologies are proposed to efficiently analyze and reduce noise coupling in 3-D systems. One of the primary limitations of these multi-core proces- sors utilizing 3-D integration technology is the temperature I.
    [Show full text]
  • Nanoelectronics for 2020 and Beyond
    COMMITTEE ON TECHNOLOGY SUBCOMMITTEE ON NANOSCALE SCIENCE, ENGINEERING, AND TECHNOLOGY National Nanotechnology Initiative Signature Initiative: Nanoelectronics for 2020 and Beyond July 2010 Final Draft Collaborating Agencies1: NSF, DOD, NIST, DOE, IC National Need Addressed The semiconductor industry is a major driver of the modern economy and has accounted for a large proportion of the productivity gains that have characterized the global economy since the 1990s. One indication of this industry’s economic importance is that in 2008 it was the second largest exporter of goods in the United States. Recent advances in this area have been fueled by what is known as Moore’s Law scaling, which has successfully predicted the exponential increase in the performance of computing devices for the last 40 years. This gain has been achieved due to ever-increasing miniaturization of semiconductor processing and memory devices (smaller and faster switches or transistors). However, because the physical length scales of these devices are now reaching atomic dimensions, it is widely believed that further progress will be stalled by limits imposed by the fundamental physics of devices [ITRS, 2005]. Continuing to shrink device dimensions is important in order to further increase processing speed, reduce device switching energy, increase system functionality, and reduce manufacturing cost per bit. But as the dimensions of critical elements of devices approach atomic size, quantum tunneling and other quantum effects degrade and ultimately prohibit conventional device operation. Researchers are therefore pursuing somewhat radical approaches to overcome these fundamental physics limitations. Candidate approaches include different types of logic using cellular automata or quantum entanglement and superposition; 3-D spatial architectures; and information-carrying variables other than electron charge such as photon polarization, electron spin, and position and states of atoms and molecules.
    [Show full text]
  • HP USB PS2 Washable Keyboard User Guide © Copyright 2009 Hewlett-Packard Development Company, L.P
    HP USB PS2 Washable Keyboard User Guide © Copyright 2009 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice. Microsoft, Windows, and Windows Vista are either trademarks or registered trademarks of Microsoft Corporation in the United States and/or other countries. The only warranties for HP products and services are set forth in the express warranty statements accompanying such products and services. Nothing herein should be construed as constituting an additional warranty. HP shall not be liable for technical or editorial errors or omissions contained herein. This document contains proprietary information that is protected by copyright. No part of this document may be photocopied, reproduced, or translated to another language without the prior written consent of Hewlett-Packard Company. First Edition (July, 2009) Document Part Number: 576862-001 About This Guide This guide provides information on connecting the keyboard, maintenance and cleaning, and technical specifications. WARNING! Text set off in this manner indicates that failure to follow directions could result in bodily harm or loss of life. CAUTION: Text set off in this manner indicates that failure to follow directions could result in damage to equipment or loss of information. NOTE: Text set off in this manner provides important supplemental information. iii iv About This Guide Table of contents 1 Product Features HP USB PS2 Washable Keyboard ......................................................................................................
    [Show full text]
  • CSET Issue Brief
    SEPTEMBER 2020 The Chipmakers U.S. Strengths and Priorities for the High-End Semiconductor Workforce CSET Issue Brief AUTHORS Will Hunt Remco Zwetsloot Table of Contents Executive Summary ............................................................................................... 3 Key Findings ...................................................................................................... 3 Workforce Policy Recommendations .............................................................. 5 Introduction ........................................................................................................... 7 Why Talent Matters and the American Talent Advantage .............................. 10 Mapping the U.S. Semiconductor Workforce .................................................. 12 Identifying and Analyzing the Semiconductor Workforce .......................... 12 A Large and International Workforce ........................................................... 14 The University Talent Pipeline ........................................................................ 16 Talent Across the Semiconductor Supply Chain .......................................... 21 Chip Design ................................................................................................ 23 Electronic Design Automation ................................................................... 24 Fabrication .................................................................................................. 24 Semiconductor Manufacturing Equipment (SME) Suppliers
    [Show full text]