DOCSLIB.ORG

System/370 Model 145 Reference Summary

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
System/370 Model 145 Reference Summary System/370 Model 145 Reference Summary S229-2239-1 IBM Corporation, Field Support Documentation, Dept 927, Rochester, Minnesota 55901 PREFACE This publication is primarily intended for customer engineers servicing System/370 Model 145. Second Edition (September 1972) This is a major revision of, and makes 8229-2239-0 obsolete. Address any comments concerning the contents of this publication to: IBM, Field Support Documentation, Dept 927, Rochester, Minnesota 55901 © International Business Machines Corporation 1972 CONTENTS Section 1 - Control Words Branch and Module Switch Word "O" . 1. 1 Branch Word . 1.2 GA Function Charts . 1.3 GA Function Charts . 1.4 GA Function Charts . 1.5 Branch and Link or Return Word . 1.6 Word Move Word Version"O" . 1. 7 Word Move Word Version "1" . 1.8 Storage Word, Non K-Addressable . 1.9 Storage Word, K-Addressable . 1.10 Arithmetic Word 10 Byte Version 1.11 Arithmetic Word, Fullword Version 1.12 Arithmetic Word, 11 Direct ByteVersion . 1.13 Arithmetic Word, 10/11 Indirect Byte Version . 1.14 ALU Entry Gating 1.15 Stat Set Symbols . 1.15 BranchSymbols . 1.15 Arithmetic Word Chart Selection 1.16 Address Formation Chart 1.16 Control Word Chart Selection 1.16 Section 2 - CPU 3145 CPU Data Flow . 2.1 I-Cycles Data Flow . 2.2 I-Cycles . 2.3 PSW Locations . 2.3 Expanded Local Storage . 2.3 I-Cycles . 2.3 I-Cycles Control Line Generation . 2.4 Control Word . 2.4 Control Register Decode . 2.4 iii ECCL Board Layout ............ 2.5 Data Bit Location Chart .......... 2.5 Common Test Points ............ 2.6 3145 CPU BSM Addressing ......... 2.6 Main Storage Frame - 128K ........ 2.6 3345 Main Storage Frame - 256K ..... 2.6 CPU SAR Bits 15, 16, and 17 ....... 2.6 Memory Troubleshooting Procedure ... 2.7 Example Chart for Array Card Outputs of Phase 21 Memory .... 2.8 Cycle Length ................ 2.9 Local Storage Timing Chart . 2.10 External Destination Timing Chart . 2.11 Gate Layouts . 2.13 CPU Clock Information ......... 2.14 Trap Locations and Routines . 2.15 Feature Code Listing . 2.17 Feature Code Listing . 2.18 Feature Code Listing . 2.19 Feature Code Listing . 2.20 370 Coreload Feature Part Numbers .. 2.21 370 Coreload Feature Part Numbers . 2.22 ALO Page Index ............. 2.23 ALO Page Index ............. 2.24 ALO Page Index ............. 2.25 ALO Page Index ............. 2.26 ALO Page Index . 2.27 ALO Page Index . 2.28 ALO Page Index ............. 2.29 ALO Page Index . 2.30 Console Indicators - Logic Reference . 2.31 Upper Roller - Logic Reference 2.32 Lower Roller - Logic Reference . 2.33 Section 3 - Console File (23FD) Console File Control and Data Flow ... 3.1 iv Compare Mode . 3.2 Control Commands . 3.2 Operation Commands . 3.2 Console File Disk Address (CFDA) Byte 3.2 Console File Control Functions 3.3 CF Error Checks . 3.4 Byte Format . 3.5 Section 4 - Channels MPX Channel Data Flow 4.1 UCW Addressing Table . 4.2 Byte MPX UCW . 4.2 Selector Channel Data Flow 4.3 Standard Device Addresses . 4.4 Word Buffer . 4.4 Block Multiplex Feature . 4.5 UCW Pool . 4.6 UCW Assignment Registers . 4.6 UCW Format . 4.6 Section 5 - Integrated File Adapter (IFA) IFA Data Flow . 5.1 General Status Indications 5.2 I FA In-Line Tests . 5.2 IFA Information. 5.3 I FA Sense Information . 5.3 Control Words Forced for I FA Share Cycles . 5.4 IFA Local Storage Assignments 5.5 IFA CS Area . 5.5 I FA Drive Interface . 5.7 I FA Latches Logic References . 5.8 Section 6 - Console Printers 3210 Control and Data Flow 6.1 3215 Control and Data Flow 6.2 Alter/Display Functions 6.3 v Console Printer Valid Addresses ..... 6.4 Section 7 - Features Addr Adj Clock Comparitor, CPU Timer PSW Format . 7.1 Address Translate Process Overview . 7.2 Address Translate Process . 7.3 Address Translate Process . 7.4 Clock Comparitor CPU Timer (CPT) . 7.6 Section 8 - Software and Logouts System/370 Instructions Set . 8.1 Information Retrieval Under DOS/360 . 8.2 Control Registers . 8.4 CPU Independent Logout . 8.5 Machine Check Interrupt Code . 8.6 Model 145 Machine Dependent Log . 8. 7 1/0 Communications Area . 8.9 I FA Extended Logout . 8.10 MPX Channel Machine Dependent Log 8.10 Selector Channel/Block Multiplex Channel Dependent Log 8. 10 ECC Recording 8.11 ECC Recording 8.12 Section 9 - Power Power Supplies . 9.2 Power Reference Manual . 9.3 Relay Function and Location Chart . 9.4 Initial Regulator Adjustment for Power-Up Procedure . 9.5 Power-On Sequence . 9.6 Start Line Tips . 9.10 System Checklist . 9.10 Voltage Levels - Scoping Information 9.13 Miscellaneous Part Numbers . 9. 16 Section 10- Micro Diagnostics Basic Diagnostic FLT. ......10.1 vi Basic Diagnostic Information .. 10.2 Diagnostic Functions ..... 10.3 Local Storage Map (Diagnostic) . 10.4 Diagnostic Test Listing .. 10.5 Section 11 - Maps External Assignment Chart 11. 1 External Address Line Decoding 11.2 External Gating to A-Registers 11.2 FAT· Diagnostic Usage .11.27 Expanded Local Storage Map .11.30 Local Storage . .11.31 Local Storage . .11.32 Control Registers Bit Definitions .11.33 Direct Addressable Control Storage Map ............... .11.36 vii INDEX Section 1 - Control Words ................. II Section 2 - CPU ......................... E Section 3 - Console File .................. II Section 4 - Channels . ................. II Section 5 - I FA ........................ B Section 6 - Console Printer ................ m Section 7 - Features, Address Adjust, Clocks ... & Section 8 - Software and Logout ........... II Section 9 - Power and MST General ........ a Section 10 - Diagnostics ................. m Section 11 - MAPs ...................... Ill ix co Cl CJ o I ti ' I 3 • I s I • I ' o I 1 I ' I ' I • I s • l_1 o_l_1_1_7j_J "I• I s_l_•J_7 o 11 l'_l 3 '-151•1• 8ronc:h Sou~e 8tonc"o11d 81oncl. ln:i"(" Module: Sw1tc.h H1.,h Sov•te Module Ne,.1 A.ddr .. u Brol\C.f. low Wood ..... o... DODO 0 0 0 0 0 SH LS/(XT 0 0 I. Addi. Fo1rm 0001 I 1 s-a 1 ; 0010 ' 1-1 70 0011 "so J l·B NZ 0100 SJ 0101 " SS 0110 "S6 :.. 0111 SH "Bl 1000 BO .. 1001 .. 11 1010 B2 B2 1011 13 13 1100 •• .. 1101 11$ 15 1110 •• 16 1111 17 17 • II co Cl C2 CJ oj 1J2J J •Jsj .J 1 oj 1J 2J Jj •J s •J 7 0 I 2J J •JsJ•J' oJ1j2jJ •Jsl•l1 Btonch Source ' r. SIR 8l'Onch 8'on<h 6'onch High S/R K Neid Address HI-LO ~m~e low Wonl "''• 0 s.. LS/EXT 0 MS OR 0 Addr, Fo.- _; 0 0 0 I I I l Dk A-, '=~~s I -.u.o SI 2 H p zo ... _ajll 50 J ST GA NZ QIOO S2 SJ QIOI S• SS 16 57 _tll SH Bl 1000 BO 80 1001 81 Bl 1010 82 82 1011 BJ BJ 1100 .. .. 1101 BS BS 1110 116 116 1111 _LLl _l ~ _l _l _l _l _l_ _l _l _l _l _l _l _l _l _l _l I I B7 I Not•: When K Hl-LO=OO, no Mt/reset occurs, and C2 11 vied OI rhe module portion of the oddreu, which.•• tel 1nlo M2 (N2) i:== ......... Aho, du•1ng module 1Wttch1ng, T qg11lef bib 0 and I replace th. two 1--ord.r bib (C3,12-J) in 1ett1ng Ml(NJ),12-3 The bronch 10Urce field con odd,.. "'9 A lcx;ol 1tore on on When DK (C2 bit O=I) 11 on, the 01ag,_t1c Ke)" will •temol r91•tler. The bronch-t0urce b,te 11 Mt onto the A-reg bt 1et 1f the OI funct1°" •• ••gnoted, oncl •••• ,f th. A-functton •I deugnoted h Set GAL Reset GAL Set GAH Reset GAH (KFieldl GA, OR, KOh GA, A·, KOh GA, OR, KhO GA, A·, KhO 1 Set Poll Control (Soft) Reset Poll Control Set Channel 1 Channel Reset 2 Set Poll Control (Hdwr) Reset Retry Holdup Set Channel 2 Chain Reset 3 Set Command Retry Set Channel 3 Machine Reset 4 Set Channel 4 5 Set Count Ready Start I/0 Reset Set Channel Loaded Reset Channel Loaded 6 Set Protect Check Set Control Check Set CC Diag Buffer Shift ... 7 Set Program Check WLR Sample Set PCI Reset Interrupts w 8 Set Interrupt Latch Set DCC Mode Diag Block Share Req Reset DCC Mode and Diag Block Share Req 9 Set Select Out Reset Sel Out and Set Diag Stat Reset Diag Stat and Primed Interrupt Latch A Set Sup Out Reset Sup Out •set Channel Primed Set Channel Tried B Bus-In to GR •set Data Out c Set Op Out Reset Op Out and •set Command Out Set Addr Out Diag Set GR Full D Interface Control Check Diag Serv Signal •set Service Out Reset PCI E Set Diag Mode Reset Diag Mode •set Halt 1/0 Reset Halt 1/0 F *Also Set Retry Holdup Iii en C> h Set GAL Reset GAL Set GAH Reset GAH ~)> ::0 'Tl K Field GA, OR, KOh GA, A-, KOh GA, OR, KhO GA, A-. KhO lil c: 1 Set Increment Length Reset FCS Set IF A Channel Gate Reset Command ~z Reset PCI ("') (") 2 Set Prog Check Set Channel 2 Gate Overrun 0 -I 3 Set Prot Check Reset Trap Req Set Channel 3 Gate Machine Reset ::J - ~o 4 Set Channel Control Check Reset CCWO and Reset Orientation 2. z Cl> 5 Set Allow Restart WLR Set Write Clock Gate Latch (") Reset Lo Prior Req Q J: )> 6 Chain End Reset Reset Count Ready, Set CS,CR,ln Latches "Tl l:J 7 Set Contingent Con Reset Contingent1 Set CS,CR ,Out Latches In.Out l> -I 8 Set Allow IDA Con Set MS,CR,ln Latches Set Halt 1/0 (/) 9 Set Channel Busy Reset Channel Busy Set MS,CR,Out Latches CE End Op SS A Set Interrupt Latch Reset Interrupt Latch Set Control Pulse Diag Index D1ag Raw Data Pulse B Set CUB Reset CUB Diag Read Data Set D1ag Read Gate c Set DCC Reset DCC Diag Clock Gap Sense B 1t Ring Advance D Set Low Prior Req Rst H/L Comp,CC Er Diag Data Gap Sense Set Diag Mode Latch E Set IFA Inhibit Traps Rst IFA lnh Traps Set Data Field Latch Reset Diag Mode F Latch GA FUNCTION CHARTS HH Set GA Straight Reset GA Straight GA or KHH 11 Set Diag Block Share Not Used Cycle - All Channels • 22 Reset Diag Block Share Cycle Latch· All Not Used Channels Reset Blk MPX UCW Latch 33 Diag Check Reset Not Used All Channels 44 Set Diagnostic Function Latch and Diag Reset Not Used Exp LIS Reset UCW Scan Latch 66 All Channels Not Used Allow Trap Latch Set/Reset Set UCW Scan Latch 88 All Channels Block Trap Latch Set/Reset FF Reset Diagnostic Not Used Function Latch 1.5 co Cl C2 CJ • :E ttl 0 l:J o_L 1_12 I , • s 1•J7 0J1j2J3j •l>_l• 17 01112131•1>1•17 o__L 1_12_13 • >_1•_17 .
Load more

Recommended publications
  • View Document
    Application Report Date: 2016/05/05 For Region: All Time: 10:19:28 For Application Type: All Page: 1 For Application Status: ACCEPTED For Date Range: 2016/04/01 to 2016/04/30 Region Application Type Ref. No. Registered Name Status Date EC Retail New B/2016/04/20/0002 BLACK OIL HOLDINGS (PTY) LTD ACCEPTED - PENDING DOCUMENTATION 2016/04/20 EC Site New B/2016/04/20/0001 TRAKPROPS 146 (PTY) LTD ACCEPTED - PENDING DOCUMENTATION 2016/04/20 EC Retail New (Change-of-Hands) B/2016/04/25/0002 CALANDRA TRADING 669 CC ACCEPTED - PENDING DOCUMENTATION 2016/04/25 EC Retail New (Change-of-Hands) B/2016/04/25/0001 CALANDRA TRADING 669 CC ACCEPTED - PENDING DOCUMENTATION 2016/04/25 FS Retail New (Change-of-Hands) C/2016/04/29/0001 HECTOR AUSTIN ENGINEERING (PTY) LTD ACCEPTED - PENDING DOCUMENTATION 2016/04/29 FS Retail New (Change-of-Hands) C/2016/04/21/0001 DAIZEBEL (PTY) LTD ACCEPTED - PENDING DOCUMENTATION 2016/04/21 FS Retail New (Change-of-Hands) C/2016/04/26/0001 MAJA FUELS (PTY) LTD ACCEPTED - PENDING DOCUMENTATION 2016/04/26 FS Retail New (Change-of-Hands) C/2016/04/08/0001 MINOZEST (PTY) LTD ACCEPTED - PENDING DOCUMENTATION 2016/04/08 GP Retail New D/2016/04/22/0003 LAMANI BUSINESS ENTERPRISES (PTY) LTD ACCEPTED - PENDING DOCUMENTATION 2016/04/22 GP Retail Temporary D/2006/08/17/0015/T16/1 CJ & CK (PTY) LTD ACCEPTED 2016/04/14 GP Site New D/2016/04/22/0002 TOWER PROPERTY FUND LIMITED ACCEPTED - PENDING DOCUMENTATION 2016/04/22 GP Wholesale New D/2016/04/29/0001 JUNE PETROLEUM PTY LTD ACCEPTED - PENDING DOCUMENTATION 2016/04/29 GP Wholesale New
    [Show full text]
  • AMD Geode™ LX Processors Data Book
    AMD Geode™ LX Processors Data Book February 2007 Publication ID: 33234E AMD Geode™ LX Processors Data Book © 2007 Advanced Micro Devices, Inc. All rights reserved. The contents of this document are provided in connection with Advanced Micro Devices, Inc. (“AMD”) products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD’s Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of mer- chantability, fitness for a particular purpose, or infringement of any intellectual property right. AMD’s products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD’s product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice. Contacts www.amd.com Trademarks AMD, the AMD Arrow logo, AMD Athlon, AMD Geode, and combinations thereof, and 3DNow! and GeodeLink, are trademarks of Advanced Micro Devices, Inc. AMD-K6 is a registered trademark of Advanced Micro Devices, Inc.
    [Show full text]
  • Prioritization 4.0
    Prioritization 4.0 NCDOT Strategic Prioritization Office of Transportation July 2015 Agenda • Background • General Overview of Changes From P3.0 To P4.0 • Scoring and Scaling • Peak ADT • In-Depth Review of P4.0 Highway Criteria, Measures and Weights • In-Depth Review of P4.0 Non-Highway Criteria, Measures and Weights • Timeline/Schedule • SPOT On!ine • Local Input Methodologies and Best Practices 2 Background NCDOT is responsible for 6 modes of transportation: • Aviation (74 publicly‐owned airports) • Bicycle and Pedestrian • Ferries –2nd largest system in US (behind Washington) • Highways – Maintains 80,000 miles of highways (2nd only to Texas) • Public Transportation • Rail Annual Budget of approx. $4.1 B (federal dollars account for 25% of total budget) 3 Background Key Partners, as shown on colorful map below, include: • 19 Metropolitan Planning Organizations (MPOs) • 18 Rural Planning Organizations (RPOs) • 14 Field Offices (Divisions) *Unifour RPO has dissolved into adjacent MPOs 4 Strategic Transportation Investment (STI) New funding formula for NCDOT’s Capital Expenditures • Focus on Mobility/Expansion and Modernization projects for all modes House Bill 817 signed into Law June 26, 2013 Most significant transportation legislation in NC since 1989 Prioritization Workgroup charged with providing recommendations to NCDOT on weights and criteria. Reps include: • MPOs • RPOs • Division Engineers • Local Government Advocacy Groups 5 STI Legislation New funding formula for all capital expenditures, regardless of mode. All modes must
    [Show full text]
  • ILK]: Driver Should Make Sure the First 3D Command After the Engine Switch from BLT Not to Be 1
    Intel® OpenSource HD Graphics PRM Volume 1 Part 5: Graphics Core - Blitter Engine For the all new 2010 Intel Core Processor Family Programmer’s Reference Manual (PRM) March 2010 Revision 1.0 Doc Ref #: IHD_OS_V1Pt5_3_10 Creative Commons License You are free: to Share — to copy, distribute, display, and perform the work Under the following conditions: Attribution. You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work). No Derivative Works. You may not alter, transform, or build upon this work. INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The Sandy Bridge chipset family, Havendale/Auburndale chipset family, Intel® 965 Express Chipset Family, Intel® G35 Express Chipset, and Intel® 965GMx Chipset Mobile Family Graphics Controller may contain design defects or errors known as errata which may cause the product to deviate from published specifications.
    [Show full text]
  • Template Jurnal JAIC;
    Journal of Applied Informatics and Computing (JAIC) Vol.2, No.1, Juli 2018, pp. 7~10 e-ISSN: 2548-6861 7 Simulation Strategic Positioning for Mobile Robot Roccer Wheels Mochamad Mobed Bachtiar1, Iwan Kurnianto Wibowo2, Rakhmat Faizal Ajie3 Teknik Komputer, Politeknik Elektronika Negeri Surabaya [email protected] 1, [email protected] 2, [email protected] 3 Article Info ABSTRACT Article history: Soccer robot is a combination of sports, robotics technology and multi agent system. The achieve goals in playing the ball, requires individual intelligence, and the ability Received 2018-04-30 of cooperation for individual skills. The success of a soccer robot team is influenced Revised 2018-06-01 by the success of the robot player to enter the ball into the opponent's goal. In Accepted 2018-07-01 entering the ball into the opponent's goal needed an appropriate position and strategic. This research makes the design in finding a strategic position at the time Keyword: of attack. The design divides the field into several small areas or the main grid, strategic position; attack where each region gives different action. The position is said to be strategic if the strategy; empty space; naïve robot passing success and has a fairly wide perspective against the goal. The bayes classifier strategic position is gained from the greatest opportunity of some of the decisive conditions. The calculation used is to use the Probability Naïve Bayes Classifier by taking the maximum value that serve as a strategic position. So this research resulted in a design in finding strategic position. Copyright © 2017 Journal of Applied Informatics and Computing.
    [Show full text]
  • The New Tourism Lexicon: Rewriting Our Industry's Narrative
    POLICY BRIEF THE NEW TOURISM LEXICON: REWRITING OUR INDUSTRY'S NARRATIVE Last year, Destinations International released a policy "Washington is the problem. Remind voters again and brief entitled, “Advocacy in the Face of Ideology,” which again about Washington spending, Washington waste, made the case that relying on ROI numbers to defend Washington taxation, Washington bureaucracy, the value and relevancy of a destination organization Washington rules and Washington regulations." was no longer a viable advocacy strategy. Instead, we Luntz also suggested replacing "drilling for oil" with argued, destination organizations need to support the "exploring for energy," "undocumented workers" with message of ROI in terms of dollars and cents with an "illegal aliens," and "estate tax" with "death tax." The ideological and value-based appeal to convince political substitutions often work — an Ipsos/NPR poll found that leaders that without a destination organization, these support for abolishing the estate tax jumps to 76% from returns will inevitably vanish. 65% when you call it the death tax. Our industry has unfortunately fallen for what George Lakoff, a professor of Cognitive Science and Linguistics at the University of California at Berkeley, dubs the “Enlightenment Fallacy.” According to this viewpoint, you simply need to tell people the facts in clear language and they’ll reason to the right, true conclusions. The problem, as Lakoff puts it is, “The cognitive and brain sciences have shown this is false… it’s false in every single detail.” The reality is that people tend to frame political arguments, and the facts behind them, in terms of their own values.
    [Show full text]
  • Advanced Ipv6 Security in the LAN Gilles Roy, Technical Leader BRKSEC-3003 in 2015, 55% of Attacks Are from the Inside! *
    Advanced IPv6 Security in the LAN Gilles Roy, Technical Leader BRKSEC-3003 In 2015, 55% of attacks are from the inside! * Source: 2015 IBM Cyber Security Report 3 There is a lot happening on the LAN, it can be difficult to follow everything, lets break it down. 1. Operations 2. Attacks 3. Mitigations 4. Use cases 4 Use cases Enterprise SP Access Datacenter Address Allocation ✔ ✖ ✖ Duplicate Address Detection ✔ ✔ ✔ Address Resolution ✔ ✖ ✔ Operation Neighbor Unreachability Detection ✔ ✖ ✔ Prefix Allocation ✖ ✔ ✖ Making Default Router Discovery ✔ ✖ ✔ sense of Denial of Link Operations ✔ ✖ ✔ Denial of Address Resolution ✔ ✖ ✔ YOUR Router Theft ✔ ✔ ✔ Attacks Address Theft ✔ ✖ ✔ setup. Denial of Address Configuration ✔ ✔ ✖ Denial of Address Assignment ✔ ✖ ✖ RA Guard ✔ ✔ ✔ DHCP Guard ✔ ✔ ✖ Mitigation Source Guard ✔ ✖ ✔ Destination Guard ✔ ✖ ✖ Binding Guard ✔ ✖ ✔ 5 Abstract summary and pre-requisite • This session focuses on IPv6 security within the layer-2 domain • With a multi-dimensional approach: operations, vulnerabilities, mitigations and use-cases • It introduces security features at the First Hop, such RA Guard, Source Guard, Destination guard, etc • Requirements: Knowledge of IPv6 and IPv6 Neighbor Discovery 6 Agenda • IPv6 in the layer-2 domain: operations and protocols • IPv6 in the layer-2 domain: vulnerabilities • Attack Demonstration • Mitigating Vulnerabilities • Use cases overview 7 Some background on layer-2 & IPv6 • Layer-2: what is it? • Layer-2 domain: also “broadcast domain”, link, lan, vlan, segment • Nodes: hosts, routers,
    [Show full text]
  • Report on the Most Appropriate Indicators Related to the Basic Concepts
    D 4.1 – Report on the most appropriate indicators related to the basic concepts Report on the most appropriate indicators related to the basic concepts Deliverable D4.1 This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No. 870708 D 4.1 – Report on the most appropriate indicators related to the basic concepts Disclaimer: The contents of this deliverable are the sole responsibility of one or more Parties of the SmartCulTour consortium and can under no circumstances be regarded as reflecting the position of the Research Executive Agency and European Commission under the European Union’s Horizon 2020 programme. Copyright and Reprint Permissions “You may freely reproduce all or part of this paper for non-commercial purposes, provided that the following conditions are fulfilled: (i) to cite the authors, as the copyright owners (ii) to cite the SmartCulTour Project and mention that the EC co-finances it, by means of including this statement “Smart Cultural Tourism as a Driver of Sustainable Development of European Regions - SmartCulTour Project no. H2020-870708 co financed by EC H2020 program” and (iii) not to alter the information.” _______________________________________________________________________________________ How to quote this document: Petrić, L., Mandić, A., Pivčević, S., Škrabić Perić, B., Hell, M., Šimundić, B., Muštra, V., Mikulić, D., & Grgić, J. (2020). Report on the most appropriate indicators related to the basic concepts. Deliverable 4.1 of the Horizon 2020 project SmartCulTour (GA number 870708), published on the project web site on September 2020: http://www.smartcultour.eu/deliverables/ D 4.1 – Report on the most appropriate indicators related to the basic concepts This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No.
    [Show full text]
  • Nv9602 Nv9000 Control Panel
    NV9602 NV9000 CONTROL PANEL User’s Guide VERSION 1.2 UG0040-02 2015-07-02 www.grassvalley.com Notices Copyright and Trademark Notice Copyright © 2015, Grass Valley USA, LLC. All rights reserved. Belden, Belden Sending All The Right Signals, and the Belden logo are trademarks or registered trademarks of Belden Inc. or its affiliated companies in the United States and other jurisdictions. Grass Valley USA, LLC, Miranda, NV9602, Kaleido, NVISION, iControl, and Densité are trademarks or registered trademarks of Grass Valley USA, LLC. Belden Inc., Grass Valley USA, LLC, and other parties may also have trademark rights in other terms used herein. Terms and Conditions Please read the following terms and conditions carefully. By using NVISION control panel documentation, you agree to the following terms and conditions. Grass Valley hereby grants permission and license to owners of NVISION control panels to use their product manuals for their own internal business use. Manuals for Grass Valley products may not be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, for any purpose unless specifically authorized in writing by Grass Valley. A Grass Valley manual may have been revised to reflect changes made to the product during its manufacturing life. Thus, different versions of a manual may exist for any given product. Care should be taken to ensure that one obtains the proper manual version for a specific product serial number. Information in this document is subject to change without notice and does not represent a commitment on the part of Grass Valley. Warranty information is available in the Support section of the Grass Valley Web site (www.grassvalley.com).
    [Show full text]
  • The (Many) Paths to “Destination X”
    Blog The (many) paths to “Destination X” Michelle Batten Head of Global Marketing, Mobile Division, Amadeus According to Amadeus’ new whitepaper, Better travel in the Live Travel Space “Get ready for Destination X,” today’s travel sellers have a golden opportunity to Destination X also offers enormous tap into destination services, a growing untapped potential to market and sell marketplace set to reach $183 billion by ancillary destination services to travelers. 2020. Drawing on survey results from It’s a place where travel agents, corporate more than a thousand CheckMyTrip by travel programs, and other providers of Amadeus mobile app users, the research flights, hotels and cars can continue identifies emerging trends about business servicing travelers at their final destination. and leisure travelers destined for Whether traveling on business, leisure or Destination X, one of the most important bleisure, mobile provides the perfect revenue-generating stops on a traveler’s platform to offer these destination services journey. on the move. Take me to travel nirvana Amadeus is helping travel providers better understand and address these challenges The Amadeus research poses questions and opportunities. Using the Amadeus such as, “Are travelers prepared as they Travel Platform, the Live Travel Space arrive to Destination X?” Are their needs aggregates all content into one platform, for add-on destination services like airport making it easier for travel sellers to find transfers, local activities and restaurant what they need, and provide the level of reservations being met? The paper personalization their travelers demand. explores eight trends regarding the challenges and opportunities travel sellers Are you ready to service customers more face in the post-booking ancillary game fully when they reach Destination X? and how you can win travelers trust in Download the whitepaper today at that arena.
    [Show full text]
  • VSI X.25 for Openvms Configuration Guide
    VSI OpenVMS VSI X.25 for OpenVMS Configuration Guide Document Number: DO-DX25CG-01A Publication Date: August 2018 Revision Update Information: This is a new manual. Operating System and Version: VSI OpenVMS Integrity Version 8.4-2 VSI OpenVMS Alpha Version 8.4-2L1 Software Version: VSI X.25 for OpenVMS Version 2.1 VMS Software, Inc. (VSI) Burlington, Massachusetts, USA VSI X.25 for OpenVMS Configuration Guide Copyright © 2018 VMS Software, Inc. (VSI), Burlington, Massachusetts, USA Legal Notice Confidential computer software. Valid license from VSI required for possession, use or copying. Consistent with FAR 12.211 and 12.212, Commercial Computer Software, Computer Software Documentation, and Technical Data for Commercial Items are licensed to the U.S. Government under vendor's standard commercial license. The information contained herein is subject to change without notice. The only warranties for VSI products and services are set forth in the express warranty statements accompanying such products and services. Nothing herein should be construed as constituting an additional warranty. VSI shall not be liable for technical or editorial errors or omissions contained herein. HPE, HPE Integrity, HPE Alpha, and HPE Proliant are trademarks or registered trademarks of Hewlett Packard Enterprise. Intel and Itanium are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries. Oracle is a registered trademark of Oracle and/or its affiliates. The VSI OpenVMS documentation set is available
    [Show full text]
  • Towards Coordinated, Network-Wide Traffic
    Towards Coordinated, Network-Wide Traffic Monitoring for Early Detection of DDoS Flooding Attacks by Saman Taghavi Zargar B.Sc., Computer Engineering (Software Engineering), Azad University of Mashhad, 2004 M.Sc., Computer Engineering (Software Engineering), Ferdowsi University of Mashhad, 2007 Submitted to the Graduate Faculty of the School of Information Sciences in partial fulfillment of the requirements for the degree of Doctor of Philosophy University of Pittsburgh 2014 UNIVERSITY OF PITTSBURGH SCHOOL OF INFORMATION SCIENCES This dissertation was presented by Saman Taghavi Zargar It was defended on June 3, 2014 and approved by James Joshi, Ph.D., Associate Professor, School of Information Sciences David Tipper, Ph.D., Associate Professor, School of Information Sciences Prashant Krishnamurthy, Ph.D., Associate Professor, School of Information Sciences Konstantinos Pelechrinis, Ph.D., Assistant Professor, School of Information Sciences Yi Qian, Ph.D., Associate Professor, College of Engineering, Dissertation Advisors: James Joshi, Ph.D., Associate Professor, School of Information Sciences, David Tipper, Ph.D., Associate Professor, School of Information Sciences ii Copyright c by Saman Taghavi Zargar 2014 iii Towards Coordinated, Network-Wide Traffic Monitoring for Early Detection of DDoS Flooding Attacks Saman Taghavi Zargar, PhD University of Pittsburgh, 2014 DDoS flooding attacks are one of the biggest concerns for security professionals and they are typically explicit attempts to disrupt legitimate users' access to services. Developing a com- prehensive defense mechanism against such attacks requires a comprehensive understanding of the problem and the techniques that have been used thus far in preventing, detecting, and responding to various such attacks. In this thesis, we dig into the problem of DDoS flooding attacks from four directions: (1) We study the origin of these attacks, their variations, and various existing defense mecha- nisms against them.
    [Show full text]