Perceptual Feature Based Music Classification - a DSP Perspective for a New Type of Application

Total Page:16

File Type:pdf, Size:1020Kb

Perceptual Feature Based Music Classification - a DSP Perspective for a New Type of Application Perceptual Feature based Music Classification - A DSP Perspective for a New Type of Application H. Blume, M. Haller M. Botteck, W. Theimer Chair for Electrical Engineering and Computer Systems Nokia Research Center RWTH Aachen University Meesmannstr. 103, Schinkelstraße 2, 52062 Aachen, Germany 44807 Bochum, Germany {blume,haller}@eecs.rwth-aachen.de {martin.botteck,wolfgang.theimer}@nokia.com Abstract — Today, more and more computational power is popular music portals (AMG allmusic, amazon, mp3.com): available not only in desktop computers but also in portable these three share only 70 common genre names of several devices such as smart phones or PDAs. At the same time the hundred available at each portal. availability of huge non-volatile storage capacities (flash memory etc.) suggests to maintain huge music databases even in mobile As of today, genre classification data needs to be created devices. Automated music classification promises to allow manually at some point in time and is subject to corruption keeping a much better overview on huge data bases for the user. upon transfer of the collection from one device to another. In Such a classification enables the user to sort the available huge the absence of a common genre taxonomy an automated music archives according to different genres which can be either classification approach promises to take into account individual predefined or user defined. It is typically based on a set of listening habits and preferences. Such classification needs to perceptual features which are extracted from the music data. rely on how the music sounds rather than how it is named in Feature extraction and subsequent music classification are very order to provide desired listening experiences. The main computational intensive tasks. Today, a variety of music features process of music classification is depicted in Fig. 1. and possible classification algorithms optimized for various application scenarios and achieving different classification Genre 1 qualities are under discussion. In this paper results concerning the computational needs and the achievable classification rates on Genre 2 different processor architectures are presented. The inspected Music- Feature Classifi- Database Extraction cation processors include a general purpose P IV dual core processor, Genre 3 heterogeneous digital signal processor architectures like a Digital Signal Processor Nomadik STn8810 (featuring a smart audio accelerator, SAA) as Genre N well as an OMAP2420. In order to increase classification performance, different forms of feature selection strategies Figure 1. Principle of perceptual feature based classification (heuristic selection, full search and Mann-Whitney-Test) are applied. Furthermore, the potential of a hardware-based A variety of algorithms for this purpose has been developed acceleration for this class of application is inspected by ranging from data mining machine learning approaches [8] to performing a fine as well as a coarse grain instruction tree techniques known from speech recognition [1]. A good analysis. Instruction trees are identified, which could be overview of existing approaches can be found in [19], latest attractively implemented as custom instructions speeding up this developments are evaluated against each other in the MIREX class of applications. contest [9]. All these algorithms impose serious requirements on computation power moving huge amounts of data. Up to Keywords — music information retrieval, music classification, now, their implementation on mobile end-user hardware has feature extraction, processor performance, processor architecture not been studied. optimization, ASIP The work presented here is based on a study of the computational effort for simplified but representative I. INTRODUCTION classification use cases. Three major approaches were Listening to music from digital storage becomes ever more identified to reduce these needs: popular. Storage capacity available in current mobile and portable devices increased dramatically; future devices will • On algorithmic level an optimal selection of the set of provide even larger memories. Consequently, users carry perceptual features used for classification is around huge music collections containing thousands of tracks. investigated. Here, performing a parameter full search Maintaining overview on such collections becomes a difficult as well as a statistical approach (Mann-Whitney-Test) undertaking. Common approaches attempt to sort musical derives the most significant music features for content by "genre" thus expressing commonalities between classification purposes. tracks. Albeit the definitions for "genre" as well as the • On software implementation level all available boundaries between them lack a common taxonomy. [10] and processor specific code optimization techniques (e.g. [14] describe in detail the existing genre diversity analyzing use of specific custom instructions) are discussed. 978-1-4244-1985-2/08/$25.00 ©2008 IEEE 92 Furthermore, the impact of reducing computation word (denoted as feature F19) is defined in the frequency domain. length from floating-point to fixed-point on compu- S(k) is computed using the amplitude spectrum A(k) = |X(k)| tational performance as well as on classification quality with X(k) being the discrete Fourier transform of x(n) is inspected. ⎛ 1 2 ⎞ • On processor architecture level the design of an kS ⋅= log10)( 10 ⎜ kA )( ⎟ . (2) ⎝ N ⎠ application specific instruction set processor (ASIP) is explored. Therefore, the results of a fine grain as well as TABLE I. PERCEPTUAL FEATURES DEPLOYED a coarse grain instruction tree analysis are presented thus identifying the optimization potential as well as the No. Feature design baseline for such a processor. F1 discrete spectrum (computed by FFT) F2 autocorrelation (performed in time domain) The paper is organized as follows: Chapter II introduces F3 autocorrelation (performed in frequency domain) some basics on algorithms for machine based music locating the first three maxima of the F4 classification. Chapter III shortly sketches the hardware autocorrelation platforms deployed in the investigation. The following chapter F5 root mean square describes the music classification experiments used for F6 low energy windows reference. Chapter V discusses the results of a computation F7 sum of correlated components time analysis of these experiments and elaborates possible F8 zero crossing rate algorithmic optimizations like e.g. optimization technique for F9 relative periodicity amplitude peaks significant feature identification. Chapter VI quantifies possible F10 ratio of second and first periodicity peak performance gains through identification of instruction trees F11 fundamental frequency which could be implemented as custom instructions. Finally, a F12 magnitude of spectrum conclusion is given in chapter VII. F13 MFCC F14 spectral centroid II. BASICS OF FEATURE BASED MUSIC CLASSIFICATION F15 spectral rolloff Automatically evaluating similarities in listening F16 spectral extend experience between music tracks implies (at least) two F17 amplitude of spectrum processing steps (see Fig. 1): F18 spectral flux F19 power spectrum • compute music features based on technical definitions F20 spectral kurtosis of music properties (feature extraction) and F21 spectral bandwidth F22 position of main peaks • evaluate similarities according to given sets F23 chroma vector (classification). F24 amplitude of maximum in chromagram pitch interval between two max peaks in The entire automated music classification is based on the F25 assumption that specific listening experiences somehow chromagram translate to properties expressed in technical terms. And, Classifying the music tracks by perceptual features requires indeed, there is e.g. a resemblance between musical rhythm pre-determining feature values for the target category: A subset patterns and certain properties of the autocorrelation function – of tracks needs to be selected and categorized manually however inexact this may be [15]. Characteristic sounds will (training phase). This "ground truth" will determine common somehow determine signal spectral shape as well as influence properties of the desired category and determine which feature the Cepstral Coefficients on a Mel frequency scale (MFCC) specifically leads to a track not being part of that category. [18, 11]. Tab. I contains a list of such features, i.e. the ones Then, classification processing can be brought down to which have been inspected in the course of the experiments computing the Euclidian distance between feature vectors and discussed here. Several more complex ones [19, 1, 11] have selecting suitably close ones. According to the rules of a also been proposed. classifier algorithm a song is assigned to the most common Two exemplary features shall be shortly sketched here: The category amongst its neighbors. Actually, a variety of classifier algorithms has been introduced [8, 19] in order to subdivide the zero-crossing rate (rzero-crossing, denoted as feature F8) provides a rough estimate of the dominating frequency within a time feature vector design space and to assign a new entry to one of window based on the number of signal sign changes by: the existing feature classes (genres). Some of the classifiers discussed in literature and referenced in this work are listed in 1 N −2 Tab. II. r = ⋅ nx −+ nx )(sgn)1(sgn (1) − ingcrosszero ∑ ()N − 12 n=0 In the course of this work performance and computational requirements of the
Recommended publications
  • A3MAP: Architecture-Aware Analytic Mapping for Networks-On-Chip Wooyoung Jang and David Z
    6C-2 A3MAP: Architecture-Aware Analytic Mapping for Networks-on-Chip Wooyoung Jang and David Z. Pan Department of Electrical and Computer Engineering University of Texas at Austin [email protected], [email protected] Abstract - In this paper, we propose a novel and global A3MAP formulation, we seek to embed a task graph into the metric (Architecture-Aware Analytic Mapping) algorithm applied to space of network. Then, the quality of task mapping is NoC (Networks-on-Chip) based MPSoC (Multi-Processor measured by the total distortion of metric embedding. System-on-Chip) not only with homogeneous cores on regular Through this formulation, our A3MAP can map a task mesh architecture as done by most previous mapping adaptively to any different sized tile both on a algorithms but also with heterogeneous cores on irregular mesh or custom architecture. As a main contribution, we develop a regular/irregular mesh and on a custom network. Fig. 1 simple yet efficient interconnection matrix that models any task shows the methodology of our A3MAP. Given a task graph graph and network. Then, task mapping problem is exactly and a network as inputs, an interconnection matrix that can formulated to an MIQP (Mixed Integer Quadratic model any task graph and network along interconnection is Programming). Since MIQP is NP-hard [15], we propose two generated. Then, task mapping problem is exactly effective heuristics, a successive relaxation algorithm and a formulated to an MIQP (Mixed Integer Quadratic genetic algorithm. Experimental results show that A3MAP by Programming) and is solved by two effective heuristics since the successive relaxation algorithm reduces an amount of the MIQP is NP-hard [15].
    [Show full text]
  • Comparative Study of Various Systems on Chips Embedded in Mobile Devices
    Innovative Systems Design and Engineering www.iiste.org ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online) Vol.4, No.7, 2013 - National Conference on Emerging Trends in Electrical, Instrumentation & Communication Engineering Comparative Study of Various Systems on Chips Embedded in Mobile Devices Deepti Bansal(Assistant Professor) BVCOE, New Delhi Tel N: +919711341624 Email: [email protected] ABSTRACT Systems-on-chips (SoCs) are the latest incarnation of very large scale integration (VLSI) technology. A single integrated circuit can contain over 100 million transistors. Harnessing all this computing power requires designers to move beyond logic design into computer architecture, meet real-time deadlines, ensure low-power operation, and so on. These opportunities and challenges make SoC design an important field of research. So in the paper we will try to focus on the various aspects of SOC and the applications offered by it. Also the different parameters to be checked for functional verification like integration and complexity are described in brief. We will focus mainly on the applications of system on chip in mobile devices and then we will compare various mobile vendors in terms of different parameters like cost, memory, features, weight, and battery life, audio and video applications. A brief discussion on the upcoming technologies in SoC used in smart phones as announced by Intel, Microsoft, Texas etc. is also taken up. Keywords: System on Chip, Core Frame Architecture, Arm Processors, Smartphone. 1. Introduction: What Is SoC? We first need to define system-on-chip (SoC). A SoC is a complex integrated circuit that implements most or all of the functions of a complete electronic system.
    [Show full text]
  • Nomadik Application Processor Andrea Gallo Giancarlo Asnaghi ST Is #1 World-Wide Leader in Digital TV and Consumer Audio
    Nomadik Application Processor Andrea Gallo Giancarlo Asnaghi ST is #1 world-wide leader in Digital TV and Consumer Audio MP3 Portable Digital Satellite Radio Set Top Box Player Digital Car Radio DVD Player MMDSP+ inside more than 200 million produced chips January 14, 2009 ST leader in mobile phone chips January 14, 2009 Nomadik Nomadik is based on this heritage providing: – Unrivalled multimedia performances – Very low power consumption – Scalable performances January 14, 2009 BestBest ApplicationApplication ProcessorProcessor 20042004 9 Lowest power consumption 9 Scalable performance 9 Video/Audio quality 9 Cost-effective Nominees: Intel XScale PXA260, NeoMagic MiMagic 6, Nvidia MQ-9000, STMicroelectronics Nomadik STn8800, Texas Instruments OMAP 1611 January 14, 2009 Nomadik Nomadik is a family of Application Processors – Distributed processing architecture ARM9 + multiple Smart Accelerators – Support of a wide range of OS and applications – Seamless integration in the OS through standard API drivers and MM framework January 14, 2009 roadmap ... January 14, 2009 Some Nomadik products on the market... January 14, 2009 STn8815 block diagram January 14, 2009 Nomadik : a true real time multiprocessor platform ARM926 SDRAM SRAM General (L1 + L2) Purpose •Unlimited Space (Level 2 •Limited Bandwidth Cache System for Video) DMA Master OS Memory Controller Peripherals multi-layer AHB bus RTOS RTOS Multi-thread (Scheduler FSM) NAND Flash MMDSP+ Video •Unlimited Space MMDSP+ Audio 66 MHz, 16-bit •“No” Bandwidth 133 MHz, 24-bit •Mass storage
    [Show full text]
  • ARM Was Developed at Acron Computer Limited Of
    MEH420 Intro. To Embedded Systems ARM Processors ARM Processors • ARM was developed at Acron Computer • Based upon RISC Architecture with Limited of Cambridge, England between enhancements to meet requirements of 1983 & 1985 embedded applications. • RISC concept introduced in 1980 at Stanford • A large uniform register file and Berkley • Load-store architecture, where data processing operations operate on register contents only • ARM Limited founded in 1990 • Uniform and fixed length instruction • ARM Cores • 32-bit processor • Licensed to partners to develop and fabricate new • Instructions are 32-bit long microcontrollers • Good speed / power consumption ratio • Soft core • High code density -1- -2- -3- ARM Processors ARM Processors ARM Processors • Version 1 (1983-1985) (obsolete) • Version 5T • Enhancement to Basic RISC Features: • 26-bit addressing, no multiply or coprocessor • Superset of 4T adding new instruction • Version 5TE • Control over ALU and barrel shifter for every data • Version 2 (obsolete) processing operation to maximize their usage • Includes 32-bit result multiply co-processor • Add signal processing extension • Auto-increment and auto-decrement addressing • Version 3 • Examples: • ARM9E-S: v5TE (Sony Ericsson K-W series, TI modes to optimize program loops • 32-bit addressing • Load and Store multiple instructions to maximize OMAPs) data throughput • Version 4 • XScale: v4 (Samsung Omnia, Blackberry) • Conditional execution of instructions to maximize • Add signed, unsigned half-word and signed byte • Version 6 execution throughput load and store instructions • ARM11: ARMv6 (iPhone, Nokia E90, N95 etc) • Version 4T: Thumb compressed form of • Cortex-M0-M1: ARMv6 (STM32, NXP LPC, FPGA instruction introduced. Softcore) -4- -5- -6- ARM Processors ARM Processors: Common Features (till v5) ARM Processors: Basic ARM Organization • ARM v7: (M,E-M,R,A): Cortex-M3-M4, Cortex-R4-R5- R7, Cortex-A5-A7-A8-A9,A12, A15.
    [Show full text]
  • Table of Contents
    43rdDAC-2C 7/3/06 9:16 AM Page 1 The 43rd Design Automation Conference • July 24 - 28, 2006 • San Francisco, CA Table of Contents 44th DAC Call For Papers ........................................................................................64-65 Keynote Addresses Additional Conference and Hotel Information........................................inside back cover • Monday Keynote Address . 6 • Conference Shuttle Bus Service • Tuesday Keynote Address. 7 • First Aid Rooms • Thursday Keynote Address. .8 • Guest/Family Program MEGa Sessions..............................................................................................................5 • Hotel Locations Monday Schedule ........................................................................................................13 • On-Site Information Desk Monday Tutorial Descriptions..................................................................................42 • San Francisco Attractions New Exhibitors ............................................................................................................4 • Weather Panel Committee ........................................................................................................67 • Wednesday Night Party Pavilion Panels ..............................................................................................................9-12 Additional Meetings ....................................................................................................61-63 Proceedings ..................................................................................................................56
    [Show full text]
  • Parallel Applications Mapping Onto Heterogeneous Mpsocs Interconnected Using Network on Chip Dihia Belkacemi, Daoui Mehammed, Samia Bouzefrane
    Parallel Applications Mapping onto Heterogeneous MPSoCs interconnected using Network on Chip Dihia Belkacemi, Daoui Mehammed, Samia Bouzefrane To cite this version: Dihia Belkacemi, Daoui Mehammed, Samia Bouzefrane. Parallel Applications Mapping onto Hetero- geneous MPSoCs interconnected using Network on Chip. The 6th International Conference on Mobile, Secure and Programmable Networking, Oct 2020, Paris (virtuel), France. 10.1007/978-3-030-67550- 9_9. hal-03122083 HAL Id: hal-03122083 https://hal.archives-ouvertes.fr/hal-03122083 Submitted on 26 Jan 2021 HAL is a multi-disciplinary open access L’archive ouverte pluridisciplinaire HAL, est archive for the deposit and dissemination of sci- destinée au dépôt et à la diffusion de documents entific research documents, whether they are pub- scientifiques de niveau recherche, publiés ou non, lished or not. The documents may come from émanant des établissements d’enseignement et de teaching and research institutions in France or recherche français ou étrangers, des laboratoires abroad, or from public or private research centers. publics ou privés. Parallel Applications Mapping onto Heterogeneous MPSoCs interconnected using Network on Chip Dihia Belkacemi1, Mehammed Daoui1, and Samia Bouzefrane2 1 Laboratoire de Recherche en Informatique, Universit´ede Tizi-Ouzou, Algeria 2 CEDRIC Lab, CNAM, France [email protected] Abstract. To meet the growing requirements of today's applications, multiprocessor architectures (MPSoCs) interconnected with a network on chip (NoC) are considered as a major solution for future powerful embedded systems. Mapping phase is one of the most critical challenge in designing these systems. It consists of assigning application' tasks on the target platform which can have a considerable influence on the per- formance of the final system.
    [Show full text]
  • Neomagic Corporate Overview
    DIFFERENTIATION THROUGH INTEGRATION NeoMagicNeoMagic CorporateCorporate OverviewOverview August 2004 NeoMagicNeoMagic CorporationCorporation High Performance, Power Efficient Applications Processors for Multimedia-Rich Mobile Phones and Handheld Devices 2 InvestmentInvestment HighLightsHighLights Huge and Growing Mobile Multimedia Market Features and Performance Requirements Continuing to Increase Applications Processors are Critical for Advanced Multimedia Features Highly Differentiated New Product Platform Unique Array Processing Architecture Flexible/Programmable Strong Technology Portfolio with over 70 Patents Strong Management Team with Experience in Ramping High Volume Businesses 3 MobileMobile MultimediaMultimedia ProliferationProliferation Worldwide Shipments of Mobile Phones (Millions of Units) 800 700 GR CA 600 36% 556 500 118 223 320 409 484 Mid-range to High End Mid-Range to High End includes 400 Imaging and Advanced Multimedia 300 Low End 200 Low End includes voice/data and basic multimedia only 100 0 2003 2004 2005 2006 2007 2008 4 Based on: IDC Report March, 2004 MobileMobile MultimediaMultimedia GrowthGrowth DriversDrivers Handset Replacement Market Accelerating Shorter Replacement Cycle in Mobile Phone Market Users Demanding Multimedia Features such as Color Displays, Cameras and Games Phone Manufacturers and Carriers Want to Introduce Additional Multimedia Apps Digital TV, Video Clips, 3D Gaming Carriers Need Incremental Service Revenues Mobile Handset Manufacturers Proliferate New Market Entrants are
    [Show full text]
  • Design-Time Application Mapping and Platform Exploration for MP-Soc Customised Run-Time Management
    Design-time application mapping and platform exploration for MP-SoC customised run-time management Ch. Ykman-Couvreur, V. Nollet, Th. Marescaux, E. Brockmeyer, Fr. Catthoor and H. Corporaal Abstract: In an Multi-Processor system-on-Chip (MP-SoC) environment, a customized run-time management layer should be incorporated on top of the basic Operating System services to allevi- ate the run-time decision-making and to globally optimise costs (e.g. energy consumption) across all active applications, according to application constraints (e.g. performance, user requirements) and available platform resources. To that end, to avoid conservative worst-case assumptions, while also eliminating large run-time overheads on the state-of-the-art RTOS kernels, a Pareto-based approach is proposed combining a design-time application and platform exploration with a low-complexity run-time manager. The design-time exploration phase of this approach is the main contribution of this work. It is also substantiated with two real-life applications (image pro- cessing and video codec multimedia). These are simulated on MP-SoC platform simulator and used to illustrate the optimal trade-offs offered by the design-time exploration to the run-time manager. 1 Introduction of parallel computing on multiple processors with single- chip integration of SoCs. They provide high computational An Operating System (OS, also called run-time manage- performance at a low energy cost, where as typical embed- ment layer) is a middleware acting as a glue layer ded systems (e.g. handheld devices such as Personal Digital between both application and platform layers. Just like Assistants (PDAs) and smartphones) are limited by the ordinary glue, an ideal OS should be adapted to the proper- restricted amount of processing power and memory.
    [Show full text]
  • Multicore Technology in Mobile Devices
    Multi-core technology in mobile devices Why multi-core? Anatomy of a mobile device http://www.phonewreck.com/wiki/index.php?title=Nokia_N95 OMAP3430 http://focus.ti.com/general/docs/wtbu/wtbuproductcontent.tsp? templateId=6123&navigationId=12643&contentId=14649 OMAP3530 http://focus.ti.com/docs/prod/folders/print/omap3530.html Beagleboard http://beagleboard.org/ ST Nomadik (STn8815) http://www.st.com/stonline/products/literature/bd/14379/stn8815p14.htm Samsung S3C6410 http://www.samsung.com/global/business/semiconductor/productInfo.do?fmly_id=229&partnum=S3C6410 NEC EMMA Mobile 1 http://www.necel.com/mobile/en/emma_mobile/em1.html Marvell PXA320 http://www.marvell.com/files//products/cellular/application/PXA320_PB_R4.pdf Freescale MXC300 http://www.freescale.com/files/wireless_comm/doc/white_paper/MXC300303GMPOWP.pdf Broadcom BCM2153 http://broadcom.com/products/Cellular/3G-Baseband-Processors/BCM2153 STLC4550 (N8x0 WLAN) http://www.st.com/stonline/products/literature/bd/12063.pdf Common themes ● ARM + DSP(s) ● 2D/3D graphics ● Imaging, video ● Memory interfaces ● Peripheral interfaces ● Interconnects ARM cores ● Architecture version – v4, v5, v6, v7 ● Processor families – ARM7, ARM9, ARM11, Cortex ● Instruction sets and extensions – ARM, Thumb, Thumb2, Jazelle, NEON ● Cortex family – A, R, M ARM11 MPCore http://www.arm.com/rximages/5309.gif NEC NaviEngine (automotive) http://www.nec.co.jp/techrep/en/journal/g07/n04/070409.pdf ARM Cortex-A9 MPCore http://www.arm.com/rximages/18622.gif From: "melwyn lobo" <[email protected]> Subject: ARM SMP timer issue Newsgroups: gmane.linux.ports.arm.kernel To: [email protected] Date: Tue, 6 Jan 2009 15:07:15 +0530 Hello All, We have ported the arm kernel 2.6.24 to ARM Cortex A9 dual core SMP processor.
    [Show full text]
  • HW-SW Components for Parallel Embedded Computing on Noc-Based Mpsocs Keywords
    HW-SW COMPONENTS FOR PARALLEL EMBEDDED COMPUTING ON NOC-BASED MPSOCS Ph.D. Thesis in Computer Science (Microelectronics and Electronics System Department) Author: Supervisor: Jaume Joven Murillo Prof. Jordi Carrabina Bordoll UNIVERSITAT AUTONOMA` DE BARCELONA (UAB) December 2009 Bellaterra, Spain I certify that I have read this dissertation and that, in my opinion, it is fully adequate in scope and quality as a dissertation for the degree of Doctor of Philosophy. Prof. Jordi Carrabina Bordoll This work was carried out at Universitat Autonoma` de Barcelona (UAB), Ecole Polytechnique Fed´ erale´ de Lausanne (EPFL), and ARM Ltd. R&D Department (Cambridge). °c 2009 Jaume Joven Murillo All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechan- ical, photocopying, recording, or otherwise, without the prior written permission from the copyright owner. Science is an imaginative adventure of the mind seeking truth in a world of mystery. -Sir Cyril Herman Hinshelwood (1897-1967) English chemist. Nobel prize 1956. Abstract Recently, on the on-chip and embedded domain, we are witnessing the growing of the Multi-Processor System-on-Chip (MPSoC) era. Network- on-chip (NoCs) have been proposed to be a viable, efficient, scalable, pre- dictable and flexible solution to interconnect IP blocks on a chip, or full- featured bus-based systems in order to create highly complex systems. Thus, the paradigm to high-performance embedded computing is arriving through high hardware parallelism and concurrent software stacks to achieve max- imum system platform composability and flexibility using pre-designed IP cores.
    [Show full text]
  • Università Degli Studi Di Parma Service Oriented
    UNIVERSITÀ DEGLI STUDI DI PARMA DIPARTIMENTO DI INGEGNERIA DELL’INFORMAZIONE Dottorato di Ricerca in Tecnologie dell’Informazione XXII Ciclo Maria Chiara Laghi SERVICE ORIENTED MOBILE COMPUTING DISSERTAZIONE PRESENTATA PER IL CONSEGUIMENTO DEL TITOLO DI DOTTORE DI RICERCA GENNAIO 2010 UNIVERSITÀ DEGLI STUDI DI PARMA Dottorato di Ricerca in Tecnologie dell’Informazione XXII Ciclo SERVICE ORIENTED MOBILE COMPUTING Coordinatore: Chiar.mo Prof. Carlo Morandi Tutor: Chiar.mo Prof. Gianni Conte Dottorando: Maria Chiara Laghi Gennaio 2010 To my family and my friends Contents Introduction1 1 State of the Art5 1.1 Pervasive and ubiquitous computing.................8 1.1.1 Pervasive computing emerging paradigms.......... 11 1.2 Mobile Computing.......................... 13 1.2.1 Mobile hardware....................... 24 1.2.2 Mobile software platforms and applications......... 37 1.2.3 Java Micro Edition (J2ME).................. 47 1.2.4 Comparison between most diffused devices and platforms. 49 1.3 Service oriented infrastructures for pervasive computing...... 55 1.3.1 Ubiquitous peer-to-peer sharing of services......... 56 1.3.2 Web Services on resource-constrained devices....... 58 2 Framework 61 2.1 Networked Autonomic Machine................... 61 2.1.1 Services as NAM resources................. 63 2.1.2 Service composition..................... 65 2.1.3 Related works......................... 67 2.1.4 NSAM for p2p service-oriented infrastructure........ 71 2.2 Code Mobility............................. 74 2.2.1 Resource and Service migration............... 76 ii Contents 3 Middleware and Applications 77 3.1 Ubiquitous p2p sharing of services: JXTA-SOAP mobile...... 78 3.1.1 Service deployment...................... 80 3.1.2 Service publication and lookup................ 82 3.1.3 Service invocation.....................
    [Show full text]
  • Stmicroelectronics N.V
    Table of Contents As filed with the Securities and Exchange Commission on March 10, 2010 SECURITIES AND EXCHANGE COMMISSION Washington, D.C. 20549 Form 20-F o REGISTRATION STATEMENT PURSUANT TO SECTION 12(b) OR (g) OF THE SECURITIES EXCHANGE ACT OF 1934 OR ANNUAL REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the fiscal year ended December 31, 2009 OR o TRANSITION REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the transition period from to o SHELL COMPANY REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 Date of event requiring this shell company report Commission file number: 1-13546 STMicroelectronics N.V. (Exact name of registrant as specified in its charter) Not Applicable The Netherlands (Translation of registrant’s (Jurisdiction of incorporation name into English) or organization) 39, Chemin du Champ des Filles 1228 Plan-Les-Ouates Geneva Switzerland (Address of principal executive offices) Carlo Bozotti 39, Chemin du Champ des Filles 1228 Plan-Les-Ouates Geneva Switzerland Tel: +41 22 929 29 29 Fax: +41 22 929 29 88 (Name, Telephone, E-mail and/or Facsimile number and Address of Company Contact Person) Securities registered or to be registered pursuant to Section 12(b) of the Act: Title of Each Class: Name of Each Exchange on Which Registered: Common shares, nominal value €1.04 per share New York Stock Exchange Securities registered or to be registered pursuant to Section 12(g) of the Act: None Securities for which there is a reporting obligation pursuant to Section 15(d) of the Act: None Indicate the number of outstanding shares of each of the issuer’s classes of capital or common stock as of the close of the period covered by the annual report: 878,333,566 common shares at December 31, 2009 Indicate by check mark if the registrant is a well-known seasoned issuer, as defined in Rule 405 of the Securities Act.
    [Show full text]