DOCSLIB.ORG

Pro Hac Vice Hac Pro Plaintiffs, Defendants

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text

Load more

Case3:12-cv-03877-VC Document62 Filed06/11/15 Page1 of 20 NELSON BUMGARDNER, P.C. 1 Edward R. Nelson, III (Pro Hac Vice) 2 [email protected] Brent Nelson Bumgardner (Pro Hac Vice) 3 [email protected] Barry J. Bumgardner (Pro Hac Vice) 4 [email protected] Thomas Christopher Cecil (Pro Hac Vice) 5 [email protected] th 6 3131 West 7 Street, Suite 300 Fort Worth, Texas 76107 7 [Tel.] (817) 377-9111 [Fax] (817) 377-3485 8 BANYS, 9 P.C. Christopher D. Banys (SBN 230038) 10 [email protected] Jennifer Lu Gilbert (SBN 255820) 11 [email protected] 1032 Elwell Court, Suite 100 12 Palo Alto, California 94303 13 [Tel.] (650) 308-8505 [Fax] (650) 353-2202 14 Attorneys for Plaintiff 15 PHOENIX DIGITAL SOLUTIONS LLC 16 UNITED STATES DISTRICT COURT 17 NORTHERN DISTRICT OF CALIFORNIA 18 19 TECHNOLOGY PROPERTIES LIMITED Case No. 3:12-cv-03877-VC (PSG) LLC, et al, 20 PDS’S MOTION TO Plaintiffs, COMPEL DISCOVERY 21 v. Hearing: 22 Date: August 11, 2015 Time: 10:00 a.m. 23 SAMSUNG ELECTRONICS CO., LTD. and SAMSUNG ELECTRONICS Place: Courtroom 5, 4th Floor Judge: Hon. Paul S. Grewal 24 AMERICA, INC., Defendants. 25 26 PDS’S MOTION TO COMPEL DISCOVERY 27 28 PDS’S MOTION TO COMPEL DISCOVERY Case No. 3:12-cv-03877-VC (PSG) Case3:12-cv-03877-VC Document62 Filed06/11/15 Page2 of 20 1 TABLE OF CONTENTS 2 NOTICE OF MOTION AND MOTION ......................................................................................... 1 3 RELIEF REQUESTED ................................................................................................................... 1 4 MEMORANDUM OF POINTS AND AUTHORITIES ................................................................. 1 5 I. INTRODUCTION ............................................................................................................... 1 6 II. FACTUAL BACKGROUND ............................................................................................. 2 7 III. ARGUMENT ...................................................................................................................... 5 8 A. The Court Should Compel Samsung To Produce Technical and Damages 9 Discovery ....................................................................................................................... 5 10 1. PDS’S RFP Nos. 4, 6-12 and Samsung’s Objections and/or Answers ............. 5 11 2. Samsung Has Failed To Produce Technical or Damages Discovery .............. 10 12 B. Samsung Should Be Compelled To Produce Discovery From The ITC Investigation ................................................................................................................ 12 13 1. PDS’S RFP Nos. 1-3 and Samsung’s Objections and/or Answers ................. 12 14 2. Samsung Has Failed To Produce Documents from the ITC Investigation ..... 14 15 IV.CONCLUSION .................................................................................................................. 15 16 PDS’S CERTIFICATION PURSUANT TO FED. R. CIV. P. 37(a)(1) ....................................... 17 17 CERTIFICATE OF SERVICE ...................................................................................................... 17 18 19 20 21 22 23 24 25 26 27 28 PDS’S MOTION TO COMPEL DISCOVERY ii Case No. 3:12-cv-03877-VC (PSG) Case3:12-cv-03877-VC Document62 Filed06/11/15 Page3 of 20 1 TABLE OF AUTHORITIES 2 Other Authorities: 3 Civil Local Rule 37-2 ................................................................................................................ 5 ,12 4 Federal Rule of Civil Procedure 26(b)(1) ................................................................................ 10-11 5 Federal Rule of Civil Procedure 34(a)-(a)(1)(A)........................................................................... 11 6 Federal Rule of Civil Procedure 37(a)............................................................................................. 1 7 Federal Rule of Civil Procedure 37(a)(1) ...................................................................................... 17 8 Patent Local Rule 3-1(c) ........................................................................................................ 3, 5, 10 9 Patent Local Rule 3-4 .................................................................................................................... 10 10 Patent Local Rule 3-4(a) ............................................................................................. 3-5, 10-11, 15 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 PDS’S MOTION TO COMPEL DISCOVERY iii Case No. 3:12-cv-03877-VC (PSG) Case3:12-cv-03877-VC Document62 Filed06/11/15 Page4 of 20 1 NOTICE OF MOTION AND MOTION 2 TO ALL PARTIES AND THEIR ATTORNEYS OF RECORD: 3 PLEASE TAKE NOTICE that on August 11, 2015, at 10:00 a.m., or as soon as the matter 4 may be heard by the Honorable Paul S. Grewal, in Courtroom 5, United States District Court for 5 the Northern District of California, Robert F. Peckham Federal Building, 280 South 1st Street, 6 San Jose, CA 95113, Phoenix Digital Solutions LLC (“PDS”) shall and hereby does move the 7 Court for an order compelling Samsung Electronics Co., Ltd. and Samsung Electronics America, 8 Inc. (“Samsung”) to produce certain documents in response to PDS’s First Set of Request For 9 Production Nos. 1-3 and PDS’s Second Set of Request For Production Nos. 4, 6-12. 10 PDS has filed concurrently a Motion to Shorten Time for Briefing and Hearing on PDS’s 11 Motion to Compel Discovery. As detailed in that motion, PDS requests that the Court consider 12 this motion on an expedited basis to allow PDS time to analyze the compelled discovery so that it 13 can properly depose Samsung witness before the end of fact discovery on September 8, 2015. 14 RELIEF REQUESTED 15 PDS seeks an order pursuant to Fed. R. Civ. P. 37(a) compelling Samsung to complete the 16 following discovery within five (5) business days of the Court’s Order: (1) discovery related to 17 technical issues in response to PDS’s Second Set of Request for Production (“Second Set of 18 RFP”) Nos. 6-12; (2) discovery related to damages in response to PDS’s Second Set of RFP No. 19 4; and (3) discovery from the ITC proceeding in response to PDS’s First Set of Request for 20 Production Nos. 1-3. 21 MEMORANDUM OF POINTS AND AUTHORITIES 22 I. INTRODUCTION 23 PDS seeks relief from Samsung’s deliberate refusal to timely and properly engage in fair 24 discovery. More specifically, PDS seeks an order to compel Samsung to produce discovery in 25 good faith in two main categories of information commonly sought in patent infringement 26 litigation (and indeed in most instances specifically required by the local patent rules), namely 27 technical documents for PDS’s infringement claims and financial information for PDS’s damages 28 claims. Further, PDS seeks production of relevant documents from International Trade PDS’S MOTION TO COMPEL DISCOVERY 1 Case No. 3:12-cv-03877-VC (PSG) Case3:12-cv-03877-VC Document62 Filed06/11/15 Page5 of 20 1 Commission Investigation No. 337-TA-853. Samsung should be compelled to produce such 2 highly relevant information because this information is responsive to PDS’s long-outstanding 3 discovery requests, and this information is necessary to establish the merits of PDS’s claims. 4 Samsung’s refusal to produce technical and damages related discovery is highly 5 prejudicial to PDS, particularly at this stage in the litigation when fact discovery ends in 6 approximately three months. Due to Samsung’s failure to provide adequate discovery, PDS finds 7 it difficult to proceed with any depositions of Samsung witnesses in this action due to the lack of 8 documents. Because fact discovery closes in a few months, PDS cannot afford any further delay 9 by Samsung in producing the technical and damages related discovery. As presented below, 10 Samsung’s discovery conduct has caused and will continue to cause PDS prejudice and 11 unnecessary litigation expense. Importantly, Samsung’s position has resulted in protracted and 12 unproductive discovery in this matter and otherwise unnecessary use of judicial resources. 13 Accordingly, PDS respectfully requests the Court’s Order compelling Samsung to cooperate and 14 produce PDS’s requested discovery forthwith. 15 II. FACTUAL BACKGROUND 16 PDS filed its Complaint (“the Complaint”) in this action on July 24, 2012, alleging 17 infringement of U.S. Patent Nos. 5,440,749 (“the ’749 Patent”), 5,530,890 (“the ’890 Patent”), 18 and 5,809,336 (“the ’336 Patent”). Dkt. No. 1. 19 On September 27, 2012, the Court stayed this action until a final determination was 20 entered in International Trade Commission Investigation No. 337-TA-853 (“the ITC 21 Investigation”). Dkt. No. 12. In the ITC Investigation, certain Samsung products were accused 22 of infringing the ’336 Patent, including Samsung products accused of infringement in this action. 23 Declaration of Barry J. Bumgardner in Support of PDS’s Motion to Compel Discovery 24 (“Bumgardner Decl.”), ¶ 2. 25 The Initial Case Management Conference was held on November 18, 2014. Dkt. No. 22. 26 Samsung filed its Answer to the Complaint on December 18, 2014. Dkt. No. 24. 27 PDS served its Infringement Contentions to Samsung on January 20, 2015. Bumgardner 28 Decl., ¶ 3; Ex. 1. PDS’s Infringement Contentions specifically identify Samsung’s Accused PDS’S MOTION TO COMPEL DISCOVERY 2 Case No. 3:12-cv-03877-VC (PSG) Case3:12-cv-03877-VC Document62 Filed06/11/15 Page6 of 20 1 Instrumentalities, as disclosed in Table A.4 of Exhibit A of the Infringement Contentions. 2 Bumgardner Decl., ¶ 4; Ex. 2 at 31-54.
Recommended publications
  • Multiprocessing in Mobile Platforms: the Marketing and the Reality

    Multiprocessing in Mobile Platforms: the Marketing and the Reality

    Multiprocessing in Mobile Platforms: the Marketing and the Reality Marco Cornero, Andreas Anyuru ST-Ericsson Introduction During the last few years the mobile platforms industry has aggressively introduced multiprocessing in response to the ever increasing performance demanded by the market. Given the highly competitive nature of the mobile industry, multiprocessing has been adopted as a marketing tool. This highly visible, differentiating feature is used to pass the oversimplified message that more processors mean better platforms and performance. The reality is much more complex, because several interdependent factors are at play in determining the efficiency of multiprocessing platforms (such as the effective impact on software performance, chip frequency, area and power consumption) with the number of processors impacting only partially the overall balance, and with contrasting effects linked to the underlying silicon technologies. In this article we illustrate and compare the main technological options available in multiprocessing for mobile platforms, highlighting the synergies between multiprocessing and the disruptive FD-SOI silicon technology used in the upcoming ST-Ericsson products. We will show that compared to personal computers (PCs), the performance of single-processors in mobile platforms is still growing and how, from a software performance perspective, it is more profitable today to focus on faster dual-core rather than slower quad-core processors. We will also demonstrate how FD-SOI benefits dual-core processors even more by providing higher frequency for the same power consumption, together with a wider range of energy efficient operating modes. All of this results in a simpler, cheaper and more effective solution than competing homogeneous and heterogeneous quad-processors.
  • FAN53525 3.0A, 2.4Mhz, Digitally Programmable Tinybuck® Regulator

    FAN53525 3.0A, 2.4Mhz, Digitally Programmable Tinybuck® Regulator

    FAN53525 — 3.0 A, 2.4 MHz, June 2014 FAN53525 3.0A, 2.4MHz, Digitally Programmable TinyBuck® Regulator Digitally Programmable TinyBuck Digitally Features Description . Fixed-Frequency Operation: 2.4 MHz The FAN53525 is a step-down switching voltage regulator that delivers a digitally programmable output from an input . Best-in-Class Load Transient voltage supply of 2.5 V to 5.5 V. The output voltage is 2 . Continuous Output Current Capability: 3.0 A programmed through an I C interface capable of operating up to 3.4 MHz. 2.5 V to 5.5 V Input Voltage Range Using a proprietary architecture with synchronous . Digitally Programmable Output Voltage: rectification, the FAN53525 is capable of delivering 3.0 A - 0.600 V to 1.39375 V in 6.25 mV Steps continuous at over 80% efficiency, maintaining that efficiency at load currents as low as 10 mA. The regulator operates at Programmable Slew Rate for Voltage Transitions . a nominal fixed frequency of 2.4 MHz, which reduces the . I2C-Compatible Interface Up to 3.4 Mbps value of the external components to 330 nH for the output inductor and as low as 20 µF for the output capacitor. PFM Mode for High Efficiency in Light Load . Additional output capacitance can be added to improve . Quiescent Current in PFM Mode: 50 µA (Typical) regulation during load transients without affecting stability, allowing inductance up to 1.2 µH to be used. Input Under-Voltage Lockout (UVLO) ® At moderate and light loads, Pulse Frequency Modulation Regulator Thermal Shutdown and Overload Protection . (PFM) is used to operate in Power-Save Mode with a typical .
  • A3MAP: Architecture-Aware Analytic Mapping for Networks-On-Chip Wooyoung Jang and David Z

    A3MAP: Architecture-Aware Analytic Mapping for Networks-On-Chip Wooyoung Jang and David Z

    6C-2 A3MAP: Architecture-Aware Analytic Mapping for Networks-on-Chip Wooyoung Jang and David Z. Pan Department of Electrical and Computer Engineering University of Texas at Austin [email protected], [email protected] Abstract - In this paper, we propose a novel and global A3MAP formulation, we seek to embed a task graph into the metric (Architecture-Aware Analytic Mapping) algorithm applied to space of network. Then, the quality of task mapping is NoC (Networks-on-Chip) based MPSoC (Multi-Processor measured by the total distortion of metric embedding. System-on-Chip) not only with homogeneous cores on regular Through this formulation, our A3MAP can map a task mesh architecture as done by most previous mapping adaptively to any different sized tile both on a algorithms but also with heterogeneous cores on irregular mesh or custom architecture. As a main contribution, we develop a regular/irregular mesh and on a custom network. Fig. 1 simple yet efficient interconnection matrix that models any task shows the methodology of our A3MAP. Given a task graph graph and network. Then, task mapping problem is exactly and a network as inputs, an interconnection matrix that can formulated to an MIQP (Mixed Integer Quadratic model any task graph and network along interconnection is Programming). Since MIQP is NP-hard [15], we propose two generated. Then, task mapping problem is exactly effective heuristics, a successive relaxation algorithm and a formulated to an MIQP (Mixed Integer Quadratic genetic algorithm. Experimental results show that A3MAP by Programming) and is solved by two effective heuristics since the successive relaxation algorithm reduces an amount of the MIQP is NP-hard [15].
  • Comparative Study of Various Systems on Chips Embedded in Mobile Devices

    Comparative Study of Various Systems on Chips Embedded in Mobile Devices

    Innovative Systems Design and Engineering www.iiste.org ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online) Vol.4, No.7, 2013 - National Conference on Emerging Trends in Electrical, Instrumentation & Communication Engineering Comparative Study of Various Systems on Chips Embedded in Mobile Devices Deepti Bansal(Assistant Professor) BVCOE, New Delhi Tel N: +919711341624 Email: [email protected] ABSTRACT Systems-on-chips (SoCs) are the latest incarnation of very large scale integration (VLSI) technology. A single integrated circuit can contain over 100 million transistors. Harnessing all this computing power requires designers to move beyond logic design into computer architecture, meet real-time deadlines, ensure low-power operation, and so on. These opportunities and challenges make SoC design an important field of research. So in the paper we will try to focus on the various aspects of SOC and the applications offered by it. Also the different parameters to be checked for functional verification like integration and complexity are described in brief. We will focus mainly on the applications of system on chip in mobile devices and then we will compare various mobile vendors in terms of different parameters like cost, memory, features, weight, and battery life, audio and video applications. A brief discussion on the upcoming technologies in SoC used in smart phones as announced by Intel, Microsoft, Texas etc. is also taken up. Keywords: System on Chip, Core Frame Architecture, Arm Processors, Smartphone. 1. Introduction: What Is SoC? We first need to define system-on-chip (SoC). A SoC is a complex integrated circuit that implements most or all of the functions of a complete electronic system.
  • Nomadik Application Processor Andrea Gallo Giancarlo Asnaghi ST Is #1 World-Wide Leader in Digital TV and Consumer Audio

    Nomadik Application Processor Andrea Gallo Giancarlo Asnaghi ST Is #1 World-Wide Leader in Digital TV and Consumer Audio

    Nomadik Application Processor Andrea Gallo Giancarlo Asnaghi ST is #1 world-wide leader in Digital TV and Consumer Audio MP3 Portable Digital Satellite Radio Set Top Box Player Digital Car Radio DVD Player MMDSP+ inside more than 200 million produced chips January 14, 2009 ST leader in mobile phone chips January 14, 2009 Nomadik Nomadik is based on this heritage providing: – Unrivalled multimedia performances – Very low power consumption – Scalable performances January 14, 2009 BestBest ApplicationApplication ProcessorProcessor 20042004 9 Lowest power consumption 9 Scalable performance 9 Video/Audio quality 9 Cost-effective Nominees: Intel XScale PXA260, NeoMagic MiMagic 6, Nvidia MQ-9000, STMicroelectronics Nomadik STn8800, Texas Instruments OMAP 1611 January 14, 2009 Nomadik Nomadik is a family of Application Processors – Distributed processing architecture ARM9 + multiple Smart Accelerators – Support of a wide range of OS and applications – Seamless integration in the OS through standard API drivers and MM framework January 14, 2009 roadmap ... January 14, 2009 Some Nomadik products on the market... January 14, 2009 STn8815 block diagram January 14, 2009 Nomadik : a true real time multiprocessor platform ARM926 SDRAM SRAM General (L1 + L2) Purpose •Unlimited Space (Level 2 •Limited Bandwidth Cache System for Video) DMA Master OS Memory Controller Peripherals multi-layer AHB bus RTOS RTOS Multi-thread (Scheduler FSM) NAND Flash MMDSP+ Video •Unlimited Space MMDSP+ Audio 66 MHz, 16-bit •“No” Bandwidth 133 MHz, 24-bit •Mass storage
  • ARM Was Developed at Acron Computer Limited Of

    ARM Was Developed at Acron Computer Limited Of

    MEH420 Intro. To Embedded Systems ARM Processors ARM Processors • ARM was developed at Acron Computer • Based upon RISC Architecture with Limited of Cambridge, England between enhancements to meet requirements of 1983 & 1985 embedded applications. • RISC concept introduced in 1980 at Stanford • A large uniform register file and Berkley • Load-store architecture, where data processing operations operate on register contents only • ARM Limited founded in 1990 • Uniform and fixed length instruction • ARM Cores • 32-bit processor • Licensed to partners to develop and fabricate new • Instructions are 32-bit long microcontrollers • Good speed / power consumption ratio • Soft core • High code density -1- -2- -3- ARM Processors ARM Processors ARM Processors • Version 1 (1983-1985) (obsolete) • Version 5T • Enhancement to Basic RISC Features: • 26-bit addressing, no multiply or coprocessor • Superset of 4T adding new instruction • Version 5TE • Control over ALU and barrel shifter for every data • Version 2 (obsolete) processing operation to maximize their usage • Includes 32-bit result multiply co-processor • Add signal processing extension • Auto-increment and auto-decrement addressing • Version 3 • Examples: • ARM9E-S: v5TE (Sony Ericsson K-W series, TI modes to optimize program loops • 32-bit addressing • Load and Store multiple instructions to maximize OMAPs) data throughput • Version 4 • XScale: v4 (Samsung Omnia, Blackberry) • Conditional execution of instructions to maximize • Add signed, unsigned half-word and signed byte • Version 6 execution throughput load and store instructions • ARM11: ARMv6 (iPhone, Nokia E90, N95 etc) • Version 4T: Thumb compressed form of • Cortex-M0-M1: ARMv6 (STM32, NXP LPC, FPGA instruction introduced. Softcore) -4- -5- -6- ARM Processors ARM Processors: Common Features (till v5) ARM Processors: Basic ARM Organization • ARM v7: (M,E-M,R,A): Cortex-M3-M4, Cortex-R4-R5- R7, Cortex-A5-A7-A8-A9,A12, A15.
  • Computer Architectures an Overview

    Computer Architectures an Overview

    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
  • Table of Contents

    Table of Contents

    43rdDAC-2C 7/3/06 9:16 AM Page 1 The 43rd Design Automation Conference • July 24 - 28, 2006 • San Francisco, CA Table of Contents 44th DAC Call For Papers ........................................................................................64-65 Keynote Addresses Additional Conference and Hotel Information........................................inside back cover • Monday Keynote Address . 6 • Conference Shuttle Bus Service • Tuesday Keynote Address. 7 • First Aid Rooms • Thursday Keynote Address. .8 • Guest/Family Program MEGa Sessions..............................................................................................................5 • Hotel Locations Monday Schedule ........................................................................................................13 • On-Site Information Desk Monday Tutorial Descriptions..................................................................................42 • San Francisco Attractions New Exhibitors ............................................................................................................4 • Weather Panel Committee ........................................................................................................67 • Wednesday Night Party Pavilion Panels ..............................................................................................................9-12 Additional Meetings ....................................................................................................61-63 Proceedings ..................................................................................................................56

  • Android Benchmarks - Geekbench Browser 11/05/2015 6:27 Pm Geekbench Browser Geekbench 3 Geekbench 2 Benchmark Charts Search Geekbench 3 Results Sign up Log In

    Android Benchmarks - Geekbench Browser 11/05/2015 6:27 pm Geekbench Browser Geekbench 3 Geekbench 2 Benchmark Charts Search Geekbench 3 Results Sign Up Log In COMPARE Android Benchmarks Processor Benchmarks Mac Benchmarks iOS Benchmarks Welcome to Primate Labs' Android benchmark chart. The data on this chart is gathered from user-submitted Geekbench 3 results from the Geekbench Browser. Android Benchmarks Geekbench 3 scores are calibrated against a baseline score of 2500 (which is the score of an Intel Core i5-2520M @ 2.50 GHz). Higher scores are better, with double the score indicating double the performance. SHARE If you're curious how your computer compares, you can download Geekbench 3 and run it on your computer to find out your score. Tweet 0 This chart was last updated 30 minutes ago. 139 Like 891 Single Core Multi-Core Device Score HTC Nexus 9 1890 NVIDIA Tegra K1 Denver 2499 MHz (2 cores) Samsung Galaxy S6 edge 1306 Samsung Exynos 7420 1500 MHz (8 cores) Samsung Galaxy S6 1241 Samsung Exynos 7420 1500 MHz (8 cores) Samsung Galaxy Note 4 1164 Samsung Exynos 5433 1300 MHz (8 cores) NVIDIA SHIELD Tablet 1087 NVIDIA Tegra K1 2218 MHz (4 cores) Motorola DROID Turbo 1052 Qualcomm APQ8084 Snapdragon 805 2649 MHz (4 cores) Samsung Galaxy S5 Plus 1027 Qualcomm APQ8084 Snapdragon 805 2457 MHz (4 cores) Motorola Nexus 6 1016 Qualcomm APQ8084 Snapdragon 805 2649 MHz (4 cores) Samsung Galaxy Note 4 986 Qualcomm APQ8084 Snapdragon 805 2457 MHz (4 cores) Motorola Moto X (2014) 970 Qualcomm MSM8974AC Snapdragon 801 2457 MHz (4 cores) HTC One (M8x)
  • Parallel Applications Mapping Onto Heterogeneous Mpsocs Interconnected Using Network on Chip Dihia Belkacemi, Daoui Mehammed, Samia Bouzefrane

    Parallel Applications Mapping Onto Heterogeneous Mpsocs Interconnected Using Network on Chip Dihia Belkacemi, Daoui Mehammed, Samia Bouzefrane

    Parallel Applications Mapping onto Heterogeneous MPSoCs interconnected using Network on Chip Dihia Belkacemi, Daoui Mehammed, Samia Bouzefrane To cite this version: Dihia Belkacemi, Daoui Mehammed, Samia Bouzefrane. Parallel Applications Mapping onto Hetero- geneous MPSoCs interconnected using Network on Chip. The 6th International Conference on Mobile, Secure and Programmable Networking, Oct 2020, Paris (virtuel), France. 10.1007/978-3-030-67550- 9_9. hal-03122083 HAL Id: hal-03122083 https://hal.archives-ouvertes.fr/hal-03122083 Submitted on 26 Jan 2021 HAL is a multi-disciplinary open access L’archive ouverte pluridisciplinaire HAL, est archive for the deposit and dissemination of sci- destinée au dépôt et à la diffusion de documents entific research documents, whether they are pub- scientifiques de niveau recherche, publiés ou non, lished or not. The documents may come from émanant des établissements d’enseignement et de teaching and research institutions in France or recherche français ou étrangers, des laboratoires abroad, or from public or private research centers. publics ou privés. Parallel Applications Mapping onto Heterogeneous MPSoCs interconnected using Network on Chip Dihia Belkacemi1, Mehammed Daoui1, and Samia Bouzefrane2 1 Laboratoire de Recherche en Informatique, Universit´ede Tizi-Ouzou, Algeria 2 CEDRIC Lab, CNAM, France [email protected] Abstract. To meet the growing requirements of today's applications, multiprocessor architectures (MPSoCs) interconnected with a network on chip (NoC) are considered as a major solution for future powerful embedded systems. Mapping phase is one of the most critical challenge in designing these systems. It consists of assigning application' tasks on the target platform which can have a considerable influence on the per- formance of the final system.
  • (12) Patent Application Publication (10) Pub. No.: US 2015/0254416 A1 Shih (43) Pub

    (12) Patent Application Publication (10) Pub. No.: US 2015/0254416 A1 Shih (43) Pub

    US 20150254416A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2015/0254416 A1 Shih (43) Pub. Date: Sep. 10, 2015 (54) METHOD AND SYSTEM FOR PROVIDING (52) U.S. Cl. MEDICAL ADVICE CPC .......... G06F 19/3425 (2013.01); G06F 19/322 (2013.01) (71) Applicant: ClickMedix, Gaithersburg, MD (US) (72) Inventor: Ting-Chih Shih, Rockville, MD (US) (57) ABSTRACT (73) Assignee: CLICKMEDIX, Gaithersburg, MD A method and system for providing medical services wherein (US) a server establishes a wireless connection with a mobile device or computer of a user. The mobile device or computer (21) Appl. No.: 14/199,559 has already been provided with an application for the entry of (22) Filed: Mar. 6, 2014 user information. The server receives encrypted user infor mation from the mobile device or computer, decrypts the user Publication Classification information, and forwards the user information to experts selected on the basis of the user information. The server (51) Int. Cl. collects responses from the experts, and provides expert G06F 9/00 (2006.01) advice to the user of the mobile device or computer. NTERNET SERVICE SERVER PROVIDER 25 Patent Application Publication Sep. 10, 2015 Sheet 1 of 10 US 2015/0254416 A1 S. OO L gy2 O ch : 2 > S 2 v 9 --- ---m-m- Patent Application Publication Sep. 10, 2015 Sheet 2 of 10 US 2015/0254416 A1 ZI IZ| -----———————? |------ OT Patent Application Publication Sep. 10, 2015 Sheet 3 of 10 US 2015/0254416 A1 dXB:LHB Patent Application Publication Sep. 10, 2015 Sheet 4 of 10 US 2015/0254416 A1 ——— ?II || | | || | |NOIIVWHOHNI Å ||GO?I Nodisva HITV3HLNBILVd ______.ISOH______ ~~~~}dno89v10BTES!| S183dXBHO| |~\~~~~|||| †7·314 || | | || | ZO? A | } }} | }{ | l Patent Application Publication US 2015/0254416 A1 ?euauss)| Patent Application Publication Sep.
  • Exploiting Broadcast Information in Cellular Networks

    Exploiting Broadcast Information in Cellular Networks

    Let Me Answer That For You: Exploiting Broadcast Information in Cellular Networks Nico Golde, Kévin Redon, and Jean-Pierre Seifert, Technische Universität Berlin and Deutsche Telekom Innovation Laboratories This paper is included in the Proceedings of the 22nd USENIX Security Symposium. August 14–16, 2013 • Washington, D.C., USA ISBN 978-1-931971-03-4 Open access to the Proceedings of the 22nd USENIX Security Symposium is sponsored by USENIX Let Me Answer That For You: Exploiting Broadcast Information in Cellular Networks Nico Golde, K´evin Redon, Jean-Pierre Seifert Technische Universitat¨ Berlin and Deutsche Telekom Innovation Laboratories {nico, kredon, jpseifert}@sec.t-labs.tu-berlin.de Abstract comBB [20, 25, 45]. These open source projects consti- tute the long sought and yet publicly available counter- Mobile telecommunication has become an important part parts of the previously closed radio stacks. Although all of our daily lives. Yet, industry standards such as GSM of them are still constrained to 2G network handling, re- often exclude scenarios with active attackers. Devices cent research provides open source software to tamper participating in communication are seen as trusted and with certain 3G base stations [24]. Needless to say that non-malicious. By implementing our own baseband those projects initiated a whole new class of so far uncon- firmware based on OsmocomBB, we violate this trust sidered and practical security investigations within the and are able to evaluate the impact of a rogue device with cellular communication research, [28, 30, 34]. regard to the usage of broadcast information. Through our analysis we show two new attacks based on the pag- Despite the recent roll-out of 4G networks, GSM re- ing procedure used in cellular networks.