Cadence Design Systems, Inc

Total Page:16

File Type:pdf, Size:1020Kb

Cadence Design Systems, Inc Cadence Design Systems, Inc. 2011 Annual Report Cadence is the global technology leader in software, hardware, IP, and services for electronic design automation (EDA) that is leading the transformation of the industry. By delivering crucial design technology for creating, integrating, and optimizing designs, Cadence enables customers to realize silicon chips, systems-on-chip devices, and complete systems at lower costs with higher quality. Lip-Bu Tan President and Chief Executive Offi cer DEAR SHAREHOLDERS: Last year I indicated that Cadence had turned the corner and was poised for success in 2011. I am proud to report that the Cadence team executed well in 2011 and achieved excellent results. Revenue grew 23% to $1.15 billion, operating profi tability signifi cantly improved, and operating cash fl ow increased 21% to $240 million. Growth was driven by expanded adoption of our existing products, introduction of exciting new products, and successful collaboration with industry leaders that demonstrated the increasing power of our strategy and technology. We continue to gain momentum, and I look forward to Cadence achieving even more success in 2012. This is an exciting time to be in the SoC Realization today is based on selecting leading fabless semiconductor companies, electronics industry. Dynamic markets like and integrating components of intellectual foundries, and IP providers. A great those for mobile devices, video, and cloud property (IP). In this area, Cadence offers example was the collaboration between computing are experiencing rapid growth. differentiated, high-performance IP for Cadence and the leading IP company and An explosion in the number of devices that memory, storage, and connectivity – the leading foundry on the fi rst run “apps” such as smart phones and serving the high-growth mobile, video, 20-nanometer test chip for a new tablet computers is driving an application- and network markets, in particular. For embedded processor design. The success driven approach to design, as described in example, we offer proven, reliable IP for of this project was a testament to both the the EDA360 vision for the industry that we DDR and Flash memory, Ethernet, and PCI increased capabilities of our technology published nearly two years ago. To serve Express interfaces. In 2011 we introduced and our strong customer focus. the increasingly complex design needs and IP for several emerging standards, Our fi nancial results and position ever-shrinking time-to-market including Wide I/O memory, which will be strengthened in 2011. We ended the year requirements of these application-driven used in the 3D integrated circuits that will with $602 million of cash, an increase of designs, we strengthened our Silicon populate next-generation mobile devices. $44 million after funding increased Realization solutions in core EDA and Our System Realization solutions span the investment in R&D, acquisitions, capital expanded our offerings in SoC (system-on- system design cycle, from early expenditures, and the retirement of $150 chip) Realization and System Realization – architectural level software development million of convertible notes. With an all delivering on the vision of EDA360. through system validation, prototyping ongoing focus on effi ciency, we made In the Silicon Realization area Cadence is and circuit board layout. These solutions excellent progress in 2011 towards well-positioned to benefi t from high- help customers develop software and reaching the longer-term profi tability growth end markets, as we provide the hardware concurrently to meet aggressive goals we have set for ourselves. We will leading solutions for mixed-signal and time-to-market objectives. During 2011 continue to make investments in R&D and low-power design, which are vital for we introduced two new products for acquired technology to meet our mobile devices. Our digital implementation virtual system modeling and FPGA-based customers’ needs and to drive our growth. solution has proven highly effective for rapid prototyping; both are quickly The foundation for many of the business designing the largest and fastest chips at gaining traction with early adopters. improvements mentioned above is a more the most advanced process nodes. In 2011 These build on the continuing success of fundamental change at Cadence – a it was adopted by several of the largest the Cadence Verifi cation Computing transformed corporate culture. Working semiconductor companies and used by Platform, which speeds verifi cation of together, we are nurturing a challenging, industry leaders to design chips for the today’s increasingly complex systems. And rewarding, customer-focused corporate latest 20-nanometer semiconductor our solutions for designing chip packages culture that I believe will drive our processes. Together with our market- and circuit boards serve a wide spectrum continuing success in 2012 and beyond. leading custom/analog design solution, of customers in mil/aero, networking, these tools form the industry’s leading medical, automotive, consumer, and other Sincerely, integrated mixed-signal design platform. growing market segments. Our solutions for functional verifi cation, Modern electronic design increasingly which ensure that designs meet product relies on an ecosystem of partners for requirements before they are success. Cadence made great strides in manufactured, experienced broader and 2011 to strengthen collaboration with deeper customer adoption in 2011. Lip-Bu Tan UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C. 20549 FORM 10-K (Mark One) È ANNUAL REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the fiscal year ended December 31, 2011 ‘ TRANSITION REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 For the transition period from to . Commission file number 0-15867 CADENCE DESIGN SYSTEMS, INC. (Exact name of registrant as specified in its charter) Delaware 77-0148231 (State or Other Jurisdiction of (I.R.S. Employer Incorporation or Organization) Identification No.) 2655 Seely Avenue, Building 5, San Jose, California 95134 (Address of Principal Executive Offices) (Zip Code) (408) 943-1234 (Registrant’s Telephone Number, including Area Code) Securities registered pursuant to Section 12(b) of the Act: Title of Each Class Names of Each Exchange on which Registered Common Stock, $0.01 par value per share NASDAQ Global Select Market Securities registered pursuant to Section 12(g) of the Act: None Indicate by check mark if the registrant is a well-known seasoned issuer, as defined in Rule 405 of the Securities Act. Yes [ X ] No [ ] Indicate by check mark if the registrant is not required to file reports pursuant to Section 13 or Section 15(d) of the Act. Yes [ ] No [ X ] Indicate by check mark whether the registrant: (1) has filed all reports required to be filed by Section 13 or 15(d) of the Securities Exchange Act of 1934 during the preceding 12 months (or for such shorter period that the registrant was required to file such reports), and (2) has been subject to such filing requirements for the past 90 days. Yes [ X ] No [ ] Indicate by check mark whether the registrant has submitted electronically and posted on its corporate Web site, if any, every Interactive Data File required to be submitted and posted pursuant to Rule 405 of Regulation S-T (§ 232.405 of this chapter) during the preceding 12 months (or for such shorter period that the registrant was required to submit and post such files). Yes [ X ] No [ ] Indicate by check mark if disclosure of delinquent filers pursuant to Item 405 of Regulation S-K is not contained herein, and will not be contained, to the best of registrant’s knowledge, in definitive proxy or information statements incorporated by reference in Part III of this Form 10-K or any amendment to this Form 10-K. [ ] Indicate by check mark whether the registrant is a large accelerated filer, an accelerated filer, a non-accelerated filer, or a smaller reporting company. See the definitions of “large accelerated filer,” “accelerated filer,” and “smaller reporting company” in Rule 12b-2 of the Exchange Act. (check one): Large accelerated filer [ X ] Accelerated filer [ ] Non-accelerated filer [ ] Smaller reporting company [ ] (Do not check if a smaller reporting company) Indicate by check mark whether the registrant is a shell company (as defined in Rule 12b-2 of the Act). Yes [ ] No [ X ] The aggregate market value of the voting and non-voting common equity held by non-affiliates computed by reference to the price at which the common equity was last sold as of the last business day of the registrant’s most recently completed second fiscal quarter ended July 2, 2011 was $2,874,022,123. On February 4, 2012, approximately 273,972,723 shares of the Registrant’s Common Stock, $0.01 par value, were outstanding. DOCUMENTS INCORPORATED BY REFERENCE Portions of the definitive proxy statement for Cadence Design Systems, Inc.’s 2012 Annual Meeting of Stockholders are incorporated by reference into Part III hereof. CADENCE DESIGN SYSTEMS, INC. ANNUAL REPORT ON FORM 10-K FOR THE FISCAL YEAR ENDED DECEMBER 31, 2011 Table of Contents Page PART I. Item 1. Business ............................................................... 1 Item 1A. Risk Factors ............................................................ 9 Item 1B. Unresolved Staff Comments ................................................ 23 Item 2. Properties .............................................................. 23 Item 3. Legal
Recommended publications
  • Cadence SPB / Orcad 17.4 System Requirements
    A Parallel Systems Technical Note Cadence SPB / OrCAD 17.4 System Requirements Supported Operating Systems Windows 10 (64-bit) Professional, including Dark Theme mode Windows Server 2012 (All Service Packs) Windows Server 2012 R2 Windows Server 2016 Note: Cadence Allegro and OrCAD products do not support Windows 10 Starter and Home Basic. In addition, Windows Server support does not include support for Windows Remote Desktop. Windows RT and Tablets/Phones, including Windows 10 Phone, are not supported. Note: 64-bit Windows require 64-bit Flex software dongle drivers if using dongle-based licensing. Recommended Hardware Intel® Core™ i7 4.30 GHz or AMD Ryzen™ 7 4.30 GHz with at least 4 cores Note: Faster processors are preferred. 16 GB RAM 50 GB free disk space (SSD drive is recommended) 1920 x 1200 display resolution with true color (at least 32bit colour) A dedicated graphics card supporting OpenGL, minimum 2GB (with additional support for DX11 for 3D Canvas) Dual monitors (For physical design) Broadband Internet connection for some service Ethernet port/card (for network communications and security hostID) Three-button Microsoft-compatible mouse Supported MATLAB Version R2019A-64Bit (For the PSpice-MATLAB interface) Microsoft SharePoint for Allegro Pulse Cadence® Allegro® Pulse supports an interface to Microsoft SharePoint. Following are the requirements for SharePoint: • Windows Server 2012 (64-bit) • SharePoint Foundation 2013 • Microsoft SQL Server 2012 (64-bit) • Following 64-bit browsers: • Microsoft® Internet Explorer® 11.0 on windows • Mozilla Firefox 52.0 ESR on Windows • Mozilla Firefox 52.0 on Linux • Google Chrome 58.0 on Windows Using Spaces in File and Directory Names Support for spaces in file and directory names applies only to Windows.
    [Show full text]
  • GS40 0.11-Μm CMOS Standard Cell/Gate Array
    GS40 0.11-µm CMOS Standard Cell/Gate Array Version 1.0 January 29, 2001 Copyright Texas Instruments Incorporated, 2001 The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the materials, methods, techniques, or apparatus described herein are the exclusive property of Texas Instruments. No disclosure of information or drawings shall be made to any other person or organization without the prior consent of Texas Instruments. IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this war- ranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage (“Critical Applications”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WAR- RANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.
    [Show full text]
  • Designcon 2016 Needs and Capabilities for Modeling Of
    DesignCon 2016 Needs and Capabilities for Modeling of Capacitor Derating Panel discussion Brad Brim, Cadence Design Systems Istvan Novak, Oracle Tim Michalka, Qualcomm Technologies Wilmer Companioni, KEMET Electronics Shoji Tsubota, Murata Manufacturing Sam Chitwood, Cadence Design Systems Abstract Capacitors vary with temperature, bias voltage and age; a phenomenon typically referred to as derating. Libraries of SPICE or S-parameter models are provided by component manufacturers for non-derated components - new capacitors at a specific temperature and bias. Detailed derating data and related methodologies are often considered manufacturer-proprietary. Some manufacturers provide software to generate and display derated models while others specify general derating behavior in data sheets. OEMs have expressed a desire for more detailed and automated power integrity analyses to consider derating effects. Representatives from component manufacturers, OEMs and EDA will discuss these analysis needs and the electrical models required to support such. Audience participation is strongly encouraged to help judge the breadth of industry need in this area and help influence future contributions. TITLE Needs and Capabilities for Modeling of Capacitor Derating Moderator: Image Brad Brim (Cadence) Participants: Istvan Novak (Oracle) Tim Michalka (Qualcomm) Wilmer Companioni (KEMET) Shoji Tsubota (Murata) Sam Chitwood (Cadence) Needs and Capabilities for Modeling of Capacitor Derating Brad Brim (Cadence) 1 Moderator Brad Brim Product Engineering Architect, Cadence Design Systems [email protected] Brad has been in the EDA industry for more than 25 years. His graduate studies and initial commercial contributions were in the area of electromagnetic simulation and passive component modeling for circuit simulation. Some of the products he has worked on include: Momentum, ADS, HFSS, PowerSI and OptimizePI.
    [Show full text]
  • GS30 Product Overview
    GS30 0.15-µm CMOS Standard Cell/Gate Array Version 1.0 February, 2001 Copyright Texas Instruments Incorporated, 2001 The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the materials, methods, techniques, or apparatus described herein are the exclusive property of Texas Instruments. No disclosure of information or drawings shall be made to any other person or organization without the prior consent of Texas Instruments. IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this war- ranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage (“Critical Applications”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WAR- RANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.
    [Show full text]
  • Cadence Design Systems, Inc
    Confidential Cadence Design Systems, Inc. February/March 2019 Safe Harbor Statement and Regulation G Safe Harbor Statement The following discussion contains forward looking statements, and our actual results may differ materially from those expectations discussed here. Additional information concerning factors that could cause such a difference can be found in our Form 10-Q for the quarter ended September 29, 2018, our Form 10-K for the year ended December 29, 2018, the company’s future filings with the Securities and Exchange Commission and the cautionary statements regarding forward-looking statements in our February 19, 2019 earnings press release for the quarter ended December 29, 2018. Regulation G In addition to financial results prepared in accordance with Generally Accepted Accounting Principles, or GAAP, this presentation will also contain certain non-GAAP financial measures. Cadence management believes that in addition to using GAAP results in evaluating our business, it can also be useful to measure results using certain non-GAAP financial measures. Investors and potential investors are encouraged to review the reconciliation of non-GAAP financial measures with their most direct comparable GAAP financial results, including those set forth in our February 19, 2019 press release and our CFO Commentary for the quarter ended December 29, 2018, both of which can be found in the quarterly earnings section of the investor relations portion of our website at cadence.com. 2 © 2019 Cadence Design Systems, Inc. All rights reserved. Cadence-at-a-glance • Leading provider of system design enablement (SDE) solutions – software, hardware, and IP • Mission critical technology for designing today’s electronic systems • Culture of innovation - more than 20 significant new products in last 3 years • Subscription software model with very high customer renewal rates and loyalty • Revenue: ~$2.14B • Headquarters in Silicon Valley ~7500 employees worldwide NASDAQ: CDNS; S&P 500 & Nasdaq 100 indexes 3 © 2019 Cadence Design Systems, Inc.
    [Show full text]
  • Luxury Tech Entrepreneurship & Affluencer Management
    Université Côte d'Azur, Launchmetrics, TikTok & the City of Cannes partner to launch the first Luxury Tech Riviera The south of France to become home to the new academic and research program focused on Luxury Tech Entrepreneurship & Affluencer Management CANNES, FRANCE (Thursday May 6, 2021) - Université Côte d'Azur announced today its partnership with Launchmetrics — the leading Brand Performance Cloud for Fashion, Luxury and Beauty — TikTok and the City of Cannes to create an academic and research collaboration focused on Luxury Tech with an emphasis on Luxury Tech Entrepreneurship & Affluencer Management. When the world recovers from the pandemic and businesses turn to new mediums to connect with their customers, creators and affluencers will be pivotal in driving success in today’s economic climate. This new global research and innovation program targets the analysis of affluencers — affluent consumers who also influence others’ shopping and buying behaviors — through a scientific approach that combines: artificial intelligence, deep learning, predictive analysis, nowcasting, semantic web, customer analysis, behavioral economics and emotions. Given the city’s long standing connection to the glamourized lifestyle, it’s fitting for a program as such to be launched in Cannes, affirming its status as the first Luxury Tech Riviera. The collaboration will launch with a Master of Science program in Luxury Tech Entrepreneurship & Affluencer Management at the Université Côte d'Azur commencing this October (enrollment is now open). The partnership
    [Show full text]
  • Cadence Design Systems, Inc. 2020 Proxy Statement
    NOTICE OF 2020 ANNUAL MEETING OF STOCKHOLDERS The 2020 Annual Meeting of Stockholders of CADENCE DESIGN SYSTEMS, INC., a Delaware corporation, will be held as follows: When: Where: April 30, 2020 Cadence San Jose Campus 1:00 p.m. Pacific Time 2655 Seely Avenue, Building 10 San Jose, California 95134 Items of Business: The purpose of the 2020 Annual Meeting of Stockholders is to consider and take action on the following: 1. To elect the nine directors named in the proxy statement to serve until the 2021 Annual Meeting of Stockholders and until their successors are elected and qualified, or until the directors’ earlier death, resignation or removal. 2. To approve the amendment of the Omnibus Equity Incentive Plan. 3. To vote on an advisory resolution to approve named executive officer compensation. 4. To ratify the selection of PricewaterhouseCoopers LLP as the independent registered public accounting firm of Cadence for its fiscal year ending January 2, 2021. 5. To vote on a stockholder proposal regarding special stockholder meetings, if properly presented at the meeting. 6. To transact such other business as may properly come before the meeting or any adjournment or postponement thereof. These items of business are more fully described in the proxy statement accompanying this notice. Record Date: Holders of Cadence Design Systems, Inc. common stock at the close of business on March 2, 2020 are entitled to notice of and to vote at the 2020 Annual Meeting of Stockholders and any adjournment or postponement thereof. How to Vote: Your vote is important to us. Please cast your vote promptly via the internet, telephone or mail.
    [Show full text]
  • Invest in Côte D'azur Daily News NVIDIA Se Développe À Sophia Antipolis
    Invest in Côte d'Azur Daily News http://www.investincotedazur.com/fr/ http://www.investincotedazur.com/en/ TECHNOLOGIES DE L'INFORMATION 03/02/2012 NVIDIA se développe à Sophia Antipolis NVIDIA officialise son implantation après le rachat en juin dernier du centre de R&D d’ICERA Les équipes de développement d’ICERA France travaillent sur les couches logicielles qui permettent d’accéder à la 4G et d’être compatibles avec la 3G, avec cette acquisition, NVIDIA, étend ses offres pour les marchés des téléphones et des tablettes, et renforce ses possibilités de croissance internationale pour les activités de bande de base d'Icera. Icera détient plus de 550 brevets déposés et en cours dans le monde entier, et ses modems sans fil haut débit ont été adoptés par plus de 50 sociétés de télécommunication dans le monde. En associant les produits et les technologies des sociétés, y compris le processeur Tegra de NVIDIA, NVIDIA souhaite renforcer sa position de leader sur le marché des mobiles en pleine expansion. L'acquisition, d'un montant de 367 millions de dollars (Groupe ICERA), est accompagnée d’un développement des effectifs. La société qui emploie déjà 102 ingénieurs à Sophia Antipolis, souhaite faire progresser ses effectifs avec le recrutement de 37 personnes dès l’année 2012 et 15 pour l’année 2013. Déclarations lors de l’acquisition en juin dernier : “C'est une étape clé dans les projets de NVIDIA visant à devenir un acteur majeur de la révolution informatique mobile," déclarait Jen-Hsun Huang, le Pdg de NVIDIA. “L'ajout de la technologie d'Icera à Tegra nous donne une plateforme exceptionnelle pour soutenir les meilleurs téléphones et tablettes du marché.” “Icera est un partenaire parfait pour NVIDIA.
    [Show full text]
  • Exchange Partner Information Sheet
    Service des Relations Internationales Charter n° 28502 – IC – 2007 – 1 - FR – ERASMUS – EUC - 1 Name of Institution : UNIVERSITE DE NICE-SOPHIA ANTIPOLIS The University of Nice Sophia-Antipolis What is the University of Nice The University of Nice Sophia Antipolis is the only Sophia Antipolis ? university in Nice and on the French Riviera. It has several campuses spread along the coast between Cannes and Menton (Italian border). Most courses (Humanities, Law, Economics, Sciences, Health, Sport…) are located in Nice, on seven separate campuses. The Polytechnic school (EPU) is located in the Sophia- Antipolis Technology Park (25 km from Nice). The two year vocational courses (IUT) are taught in Nice, Sophia-Antipolis, Cannes and Menton. University President Professor Albert MAROUANI Vice-président for International Mr Michel CASSAC Relations Email : [email protected] From your country : Tel : 00 33 4 92 07 69 58 International Relations Office Direction des Relations Internationales IUFM - 89 Ave Georges V- 06046 Nice Cedex 1 Email: [email protected] From your country: Tel: 33 4 92 07 66 15 – Fax 33 4 92 07 66 11 Head Manager Mr Magsud Safin Email : [email protected] From your country : Tel :00 33 4 92 07 61 28 Contact Mrs Patricia PIASENTE Secretary Email: [email protected] From your country : Tel : 33 4 92 07 66 15 Office for accommodation, Mrs Isabelle RASSE information and guidance for CALIOPPE, 18 avenue des Fleurs – F- 06050 NICE CEDEX 1 exchange students (CALIOPPE), Email: [email protected] located at the CROUS
    [Show full text]
  • Cadence Design Systems, Inc. Incoming Letter Dated December 21, 2018
    UNITED STATES SECURITIES AND EXCHANGE COMMISSION WASHINGTON, D .C. 20549 DIVISION OF CORPORATION FINANCE February 27, 2019 John P. Kelsh Sidley Austin LLP [email protected] Re: Cadence Design Systems, Inc. Incoming letter dated December 21, 2018 Dear Mr. Kelsh: This letter is in response to your correspondence dated December 21, 2018 and February 12, 2019 concerning the shareholder proposal (the “Proposal”) submitted to Cadence Design Systems, Inc. (the “Company”) by John Chevedden (the “Proponent”) for inclusion in the Company’s proxy materials for its upcoming annual meeting of security holders. We also have received correspondence from the Proponent dated December 27, 2018, January 25, 2019 and February 24, 2019. Copies of all of the correspondence on which this response is based will be made available on our website at http://www.sec.gov/divisions/corpfin/cf-noaction/14a-8.shtml. For your reference, a brief discussion of the Division’s informal procedures regarding shareholder proposals is also available at the same website address. Sincerely, M. Hughes Bates Special Counsel Enclosure cc: John Chevedden *** *** FISMA & OMB Memorandum M-07-16 February 27, 2019 Response of the Office of Chief Counsel Division of Corporation Finance Re: Cadence Design Systems, Inc. Incoming letter dated December 21, 2018 The Proposal requests that the board take each step necessary so that each voting requirement in the Company’s charter and bylaws (that is explicit or implicit due to default to state law) that calls for a greater than simple majority vote be eliminated and replaced by a requirement for a majority of the votes cast for and against applicable proposals, or a simple majority in compliance with applicable laws.
    [Show full text]
  • EDA Software Support
    EDA Software Support ® January 1998, ver. 7 Introduction Seamless design flow and high-quality integration of third party EDA tools are essential to the continued success of programmable logic devices (PLDs). Thus, Altera has established the Altera Commitment to Cooperative Engineering Solutions (ACCESSSM) program. Through the ACCESS program, Altera and key EDA vendors jointly develop and market next-generation high-level design tools and methodologies. Altera provides EDA partners with critical technical information and assistance, and ACCESS partners dedicate resources to ensure the best quality design results for Altera architectures. The ACCESS program provides a total solution that allows designers to generate and verify multiple design revisions in a single day, greatly reducing the product development cycle. Altera has been a leader in support of industry standards, such as EDIF, VHDL, Verilog HDL, VITAL, and the library of parameterized modules (LPM). Altera has also made a commitment to support current ACCESS partner design flows. f For more information on software support provided by Altera, see the MAX+PLUS II Programmable Logic Development System & Software Data Sheet in this data book. This document identifies the type of product(s) available from each ACCESS partner, i.e., design entry, compilation/synthesis, and simulation/verification. These products either support Altera devices directly or provide an interface to the MAX+PLUS II development software. In addition, the MAX+PLUS® II software contains the necessary interfaces and libraries to support many EDA tools. Altera recommends contacting EDA software manufacturers directly for details on product features, specific device support, and product availability. Table 1 lists third-party tool support for Altera devices.
    [Show full text]
  • Legal Notice
    Altera Digital Library September 1996 P-CD-ADL-01 Legal Notice This CD contains documentation and other information related to products and services of Altera Corporation (“Altera”) which is provided as a courtesy to Altera’s customers and potential customers. By copying or using any information contained on this CD, you agree to be bound by the terms and conditions described in this Legal Notice. The documentation, software, and other materials contained on this CD are owned and copyrighted by Altera and its licensors. Copyright © 1994, 1995, 1996 Altera Corporation, 2610 Orchard Parkway, San Jose, California 95134, USA and its licensors. All rights reserved. You are licensed to download and copy documentation and other information from this CD provided you agree to the following terms and conditions: (1) You may use the materials for informational purposes only. (2) You may not alter or modify the materials in any way. (3) You may not use any graphics separate from any accompanying text. (4) You may distribute copies of the documentation available on this CD only to customers and potential customers of Altera products. However, you may not charge them for such use. Any other distribution to third parties is prohibited unless you obtain the prior written consent of Altera. (5) You may not use the materials in any way that may be adverse to Altera’s interests. (6) All copies of materials that you copy from this CD must include a copy of this Legal Notice. Altera, MAX, MAX+PLUS, FLEX, FLEX 10K, FLEX 8000, FLEX 8000A, MAX 9000, MAX 7000,
    [Show full text]