DOCSLIB.ORG

Explaining Structured Errors in Gigabit Ethernet

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Explaining Structured Errors in Gigabit Ethernet See discussions, stats, and author profiles for this publication at: https://www.researchgate.net/publication/228773987 Explaining Structured Errors in Gigabit Ethernet ARTICLE · APRIL 2005 READS 13 4 AUTHORS, INCLUDING: Andrew W. Moore University of Cambridge 105 PUBLICATIONS 2,202 CITATIONS SEE PROFILE All in-text references underlined in blue are linked to publications on ResearchGate, Available from: Andrew W. Moore letting you access and read them immediately. Retrieved on: 22 January 2016 Explaining Structured Errors in Gigabit Ethernet Andrew W. Moore, Laura B. James, Richard Plumb and Madeleine Glick IRC-TR-05-032 March 2005 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Copyright © Intel Corporation 2003 * Other names and brands may be claimed as the property of others. 1 Explaining Structured Errors in Gigabit Ethernet ¡ ¡ ¢ Andrew W. Moore , Laura B. James , Richard Plumb and Madeleine Glick University of Cambridge, Computer Laboratory [email protected] ¡ University of Cambridge, Department of Engineering, Centre for Photonic Systems £ lbj20,rgp1000 ¤ @eng.cam.ac.uk ¢ Intel Research, Cambridge [email protected] Abstract— A physical layer coding scheme is designed to I. INTRODUCTION make optimal use of the available physical link, providing Many modern networks are constructed as a series of functionality to higher components in the network stack. layers. The use of layered design allows for the modular This paper presents results of an exploration of the errors construction of protocols, each providing a different observed when an optical Gigabit Ethernet link is subject service, with all the inherent advantages of a module- to attenuation. In the unexpected results, highlighted by some data payloads suffering from far higher probability based design. Network design decisions are often based of error than others, an analysis of the coding scheme on assumptions about the nature of the underlying layers. combined with an analysis of the physical light path leads For example, design of an error-detecting algorithm, such us to conclude that the cause is an interaction between the as a packet checksum, will be based upon a number of physical layer and the 8B/10B block coding scheme. We premises about the nature of the data over which it is to consider the physics of a common type of laser used in work and assumptions about the fundamental properties optical communications, and how the frequency charac- of the underlying communications channel over which it teristics of data may affect performance. A conjecture is is to provide protection. made that there is a need to build converged systems, with Yet the nature of the modular, layered design of the combinations of physical, data-link, and network layers optimised to interact correctly. In the mean time, what will network stacks has caused this approach to work against become increasingly necessary is both an identification of the architects, implementers and users. There exists a the potential for failure and the need to plan around it. tension between the desire to place functionality in the most appropriate sub-system, ideally optimised for each incarnation of the system, and the practicalities of mod- ular design intended to allow independent developers to Topic Keywords: Optical Networks, Network construct components that will inter-operate with each Architectures, System design. other through well-defined interfaces. Past experience has lead to assumptions being made in the construction not explicitly taken into account by existing layers (such or operation of one layer's design that can lead to as networks, transport-systems or applications). In fact, incorrect behaviour when combined with another layer. quite the opposite situation occurs where existing layers There are numerous examples describing the problems are assumed to operate normally. caused when layers do not behave as the architects Outline of certain system parts expected. One might be the Section II describes our motivations for this work previous vendor recommendation (and common practice) including new optical networking technologies which for disabling UDP checksums, because the underlying change previous assumptions about the physical layer Ethernet FRC was considered sufficiently strong, led and the implications of the limits on the quantity of to data corruptions for UDP-based NFS and network power useable in optical networks. name (DNS) services [1]. Another example is the re- use of the 7-bit scrambler for data payloads [2], [3]. We present a study of the 8B/10B block-coding system The 7-bit scrambling of certain data payloads (inputs) of Gigabit Ethernet [6], the interaction between an (N,K) results in data that is (mis)identified by the SONET [4] block code, an optical physical layer, and data trans- system as belonging to the control channel rather than the ported using that block code in Section III. In Section IV information channel. Also, Tennenhouse [5] noted how we document our findings on the reasons behind the layered multiplexing had a significant negative impact interactions observed. upon an application's jitter. Further to our experiments with Gigabit Ethernet, in Section V we illustrate how the issues we identify It is our conjecture that this na¨ıve layering, while often have ramifications for systems with increasing physical considered a laudable property in computer communica- complexity. Alongside conclusions, Section VI states a tions networks, can lead to irreconcilable faults due to number of the directions that further work may take. differences in such fundamental measures as the number and nature of errors in a channel, a misunderstanding of II. MOTIVATIONS the underlying properties or needs of an overlaid layer. A. Optical Networks We concentrate upon the na¨ıve layering present when Current work in all areas of networking has led assumptions are made about the properties of protocol to increasingly complex architectures: our interest is layers below or above the one being designed. This is focused upon the field of optical networking, but this further exacerbated by layers evolving as new technolo- is also true in the wireless domain. Our exploration gies drive speed, availability, etc. Often such evolution is of the robustness of network systems is motivated by the increased demands of these new optical systems. Additionally, we are increasingly impacted by operator Wavelength Division Multiplexing (WDM), capable for practice. For example, researchers have observed that example of 160 wavelengths each operating at 10 Gbps up to 60% of faults in an ISP-grade network are due per channel, able to operate at over 5,000 km without to optical events [13]: defined as ones where it was regeneration [7], is a core technology in the current com- assumed errors results directly from operational faults munications network. However the timescale of change of in-service equipment. While the majority of these will for such long haul networks is very long: the same be catastrophic events (e.g., cable breaks), a discussion scale as deployment, involving from months to years of with the authors allows us to speculate that a non-trivial planning, installation and commissioning. To take advan- percentage of these events will be due to the issues of tage of capacity developments at the shorter timescales layer-interaction discussed in this paper. relevant to the local area network, as well as system B. The Power Problem and storage area networks, packet switching and burst switching techniques have seen significant investigation If all other variables are held constant an increase (e.g. [8], [9]). Optical systems such as [10] and [11] have in data rate will require a proportional increase in lead us to recognise that the need for higher data-rates transmitter power. A certain number of photons per bit and designs with larger numbers of optical components must be received to guarantee any given bit error rate are forcing us towards what traditionally have been (BER), even if no thermal noise is present. The arrival technical limits. of photons at the receiver is a Poisson process. If 20 photons must arrive per bit to ensure a BER of ¥§¦©¨ Further to the optical-switching domain, there have for a given receiver, doubling the bit rate means that been changes in the construction and needs of fibre- the time in which the 20 photons must arrive is halved. based computer networks. In deployments containing The number of photons sent per unit time must thus be longer runs of fibre using large numbers of splitters for doubled (doubling the transmission power) to maintain measurement and monitoring and active optical devices, the BER. the overall system loss may be greater than in today's The ramifications of this are that a future system point-to-point links and the receivers may have to cope operating at higher rates will either require twice the with much-lower optical powers. Increased fibre lengths power (a 3dB increase), be able to operate with 3dB used to deliver Ethernet services, e.g., Ethernet in the less power for the given information rate (equivalent first mile [12], along with a new generation of switched to the channel being noisier by that proportion) or a optical networks, are examples of this trend. compromise between these.
Load more

Recommended publications
  • Computer Organization and Architecture Designing for Performance Ninth Edition
    COMPUTER ORGANIZATION AND ARCHITECTURE DESIGNING FOR PERFORMANCE NINTH EDITION William Stallings Boston Columbus Indianapolis New York San Francisco Upper Saddle River Amsterdam Cape Town Dubai London Madrid Milan Munich Paris Montréal Toronto Delhi Mexico City São Paulo Sydney Hong Kong Seoul Singapore Taipei Tokyo Editorial Director: Marcia Horton Designer: Bruce Kenselaar Executive Editor: Tracy Dunkelberger Manager, Visual Research: Karen Sanatar Associate Editor: Carole Snyder Manager, Rights and Permissions: Mike Joyce Director of Marketing: Patrice Jones Text Permission Coordinator: Jen Roach Marketing Manager: Yez Alayan Cover Art: Charles Bowman/Robert Harding Marketing Coordinator: Kathryn Ferranti Lead Media Project Manager: Daniel Sandin Marketing Assistant: Emma Snider Full-Service Project Management: Shiny Rajesh/ Director of Production: Vince O’Brien Integra Software Services Pvt. Ltd. Managing Editor: Jeff Holcomb Composition: Integra Software Services Pvt. Ltd. Production Project Manager: Kayla Smith-Tarbox Printer/Binder: Edward Brothers Production Editor: Pat Brown Cover Printer: Lehigh-Phoenix Color/Hagerstown Manufacturing Buyer: Pat Brown Text Font: Times Ten-Roman Creative Director: Jayne Conte Credits: Figure 2.14: reprinted with permission from The Computer Language Company, Inc. Figure 17.10: Buyya, Rajkumar, High-Performance Cluster Computing: Architectures and Systems, Vol I, 1st edition, ©1999. Reprinted and Electronically reproduced by permission of Pearson Education, Inc. Upper Saddle River, New Jersey, Figure 17.11: Reprinted with permission from Ethernet Alliance. Credits and acknowledgments borrowed from other sources and reproduced, with permission, in this textbook appear on the appropriate page within text. Copyright © 2013, 2010, 2006 by Pearson Education, Inc., publishing as Prentice Hall. All rights reserved. Manufactured in the United States of America.
    [Show full text]
  • How Many Bits Are in a Byte in Computer Terms
    How Many Bits Are In A Byte In Computer Terms Periosteal and aluminum Dario memorizes her pigeonhole collieshangie count and nagging seductively. measurably.Auriculated and Pyromaniacal ferrous Gunter Jessie addict intersperse her glockenspiels nutritiously. glimpse rough-dries and outreddens Featured or two nibbles, gigabytes and videos, are the terms bits are in many byte computer, browse to gain comfort with a kilobyte est une unité de armazenamento de armazenamento de almacenamiento de dados digitais. Large denominations of computer memory are composed of bits, Terabyte, then a larger amount of nightmare can be accessed using an address of had given size at sensible cost of added complexity to access individual characters. The binary arithmetic with two sets render everything into one digit, in many bits are a byte computer, not used in detail. Supercomputers are its back and are in foreign languages are brainwashed into plain text. Understanding the Difference Between Bits and Bytes Lifewire. RAM, any sixteen distinct values can be represented with a nibble, I already love a Papst fan since my hybrid head amp. So in ham of transmitting or storing bits and bytes it takes times as much. Bytes and bits are the starting point hospital the computer world Find arrogant about the Base-2 and bit bytes the ASCII character set byte prefixes and binary math. Its size can vary depending on spark machine itself the computing language In most contexts a byte is futile to bits or 1 octet In 1956 this leaf was named by. Pages Bytes and Other Units of Measure Robelle. This function is used in conversion forms where we are one series two inputs.
    [Show full text]
  • Course Conventions Fall 2016
    CS168 Computer Networks Fonseca Course Conventions Fall 2016 Contents 1 Introduction 1 2 RFC Terms 1 3 Data Sizes 2 1 Introduction This document covers conventions that will be used throughout the course. 2 RFC Terms For the project specifications in this class, we’ll be using proper RFC terminology. It’s the terminology you’ll see if you ever implement protocols in the real world (e.g., IMAP or MCTCP), so it’s good to get exposed to it now. In particular, we’ll be using the keywords “MUST”, “MUST NOT”, “REQUIRED”, “SHALL”, “SHALL NOT”, “SHOULD”, “SHOULD NOT”, “RECOMMENDED”, “MAY”, and “OPTIONAL” as defined in RFC 2119. The terms we’ll use the most in this class are “MUST”, “MUST NOT”, “SHOULD”, “SHOULD NOT”, and “MAY” (though we may use others occasionally), so we’re including their definitions here for convenience (copied verbatim from the RFC): • MUST This word, or the terms “REQUIRED” or “SHALL”, mean that the definition is an absolute requirement of the specification. • MUST NOT This word, or the phrase “SHALL NOT”, mean that the definition is an absolute prohibition of the specification. • SHOULD This word, or the adjective “RECOMMENDED”, mean that there may exist valid reasons in particular circumstances to ignore a particular item, but the full implications must be understood and carefully weighed before choosing a different course. • SHOULD NOT This phrase, or the phrase “NOT RECOMMENDED”, mean that there may exist valid reasons in particular circumstances when the particular behavior is acceptable or even useful, but the full implications should be understood and the case carefully weighed before implementing any behavior described with this label.
    [Show full text]
  • SDRAM Memory Systems: Architecture Overview and Design Verification SDRAM Memory Systems: Architecture Overview and Design Verification Primer
    Primer SDRAM Memory Systems: Architecture Overview and Design Verification SDRAM Memory Systems: Architecture Overview and Design Verification Primer Table of Contents Introduction . 3 - 4 DRAM Trends . .3 DRAM . 4 - 6 SDRAM . 6 - 9 DDR SDRAM . .6 DDR2 SDRAM . .7 DDR3 SDRAM . .8 DDR4 SDRAM . .9 GDDR and LPDDR . .9 DIMMs . 9 - 13 DIMM Physical Size . 9 DIMM Data Width . 9 DIMM Rank . .10 DIMM Memory Size & Speed . .10 DIMM Architecture . .10 Serial Presence Detect . .12 Memory System Design . .13 - 15 Design Simulation . .13 Design Verification . .13 Verification Strategy . .13 SDRAM Verification . .14 Glossary . .16 - 19 2 www.tektronix.com/memory SDRAM Memory Systems: Architecture Overview and Design Verification Primer Introduction Memory needs to be compatible with a wide variety of memory controller hubs used by the computer DRAM (Dynamic Random Access Memory) is attractive to manufacturers. designers because it provides a broad range of performance Memory needs to work when a mixture of different and is used in a wide variety of memory system designs for manufacturer’s memories is used in the same memory computers and embedded systems. This DRAM memory system of the computer. primer provides an overview of DRAM concepts, presents potential future DRAM developments and offers an overview Open memory standards are useful in helping to ensure for memory design improvement through verification. memory compatibility. DRAM Trends On the other hand, embedded systems typically use a fixed There is a continual demand for computer memories to be memory configuration, meaning the user does not modify larger, faster, lower powered and physically smaller. These the memory system after purchasing the product.
    [Show full text]
  • MU72-SU0 Intel® Socket LGA4189 Processor Motherboard
    MU72-SU0 Intel® Socket LGA4189 processor motherboard User Manual Rev. 1.0 Copyright © 2021 GIGA-BYTE TECHNOLOGY CO., LTD. All rights reserved. The trademarks mentioned in this manual are legally registered to their respective owners. Disclaimer Information in this manual is protected by copyright laws and is the property of GIGABYTE. Changes to the specifications and features in this manual may be made by GIGABYTE without prior notice. No part of this manual may be reproduced, copied, translated, transmitted, or published in any form or by any means without GIGABYTE's prior written permission. Documentation Classifications In order to assist in the use of this product, GIGABYTE provides the following types of documentation: User Manual: detailed information & steps about the installation, configuration and use this product (e.g. motherboard, server barebones), covering hardware and BIOS. User Guide: detailed information about the installation & use of an add-on hardware or software component (e.g. BMC firmware, rail-kit) compatible with this product. Quick Installation Guide: a short guide with visual diagrams that you can reference easily for installation purposes of this product (e.g. motherboard, server barebones). Please see the support section of the online product page to check the current availability of these documents For More Information For related product specifications, the latest firmware and software, and other information, please visit our website at: http://www.gigabyte.com. For GIGABYTE distributors and resellers, additional sales & marketing materials are available from our reseller portal: http://reseller.b2b.gigabyte.com For further technical assistance, please contact your GIGABYTE representative or visit http://esupport.gigabyte.com/ to create a new support ticket.
    [Show full text]
  • 10 Gigabit Ethernet
    1010 GigabitGigabit EthernetEthernet The New Frontier Presentation by Rupert Dance IntroductionIntroduction ! Ethernet Legacy ! New Features ! Implementation ! Conclusion TheThe LegacyLegacy ofof 1010 GbGb EthernetEthernet ! Frame size – Minimum frame size 64 bytes – Maximum untagged frame size 1518 bytes ! Half duplex – Supported from 1 Mb through Gigabit – No half duplex in 10 Gb Ethernet ! Full duplex - no CSMA/CD – Simultaneous transmission and reception – No carrier sense and no collision detection – No frame extension and no frame bursting ComparisonsComparisons MaintainingMaintaining BackwardsBackwards CompatibilityCompatibility Parameters 1 Base-5 1 Gb/s 10 Gb/s 10 Mb/s 100 Mb/s slotTime 512 bit times 4096 bit times not applicable interFrameGap 96 bits 96 bits 96 bits attemptLimit 16 16 not applicable backoffLimit 10 10 not applicable jamSize 32 bits 32 bits not applicable maxUntaggedFrameSize 1518 octets 1518 octets 1518 octets minFrameSize 512 bits (64 octets) 512 bits (64 octets) 512 bits (64 octets) burstLimit not applicable 65 536 bits not applicable ifsStretchRatio not applicable not applicable 104 bits HSSGHSSG ObjectivesObjectives -- NovNov 19991999 ! Support a speed of 10.0 Gb/ s at the MAC/ PLS service interface ! Define two families of PHYs: – A LAN PHY, operating at a data rate of 10.0 Gb/ s – A WAN PHY, operating at a data rate compatible with the payload rate of OC- 192c/ SDH VC- 4-64c ! Define a mechanism to adapt the MAC/ PLS data rate to the data rate of the WAN PHY OSIOSI ModelModel –– 1010 GigabitGigabit LAN
    [Show full text]
  • Gb Mb Kb Tb Full Form
    Gb Mb Kb Tb Full Form Lamar chimneyed undesirably. Sometimes invected Chase salaam her thirsters direct, but voluted Bartholemy subito!boggles slightly or ingulfs aesthetically. Vincible Prescott sometimes heads his Salish corruptly and embosses so Note that make the unambiguous binary digits Also share content. The results from a number results; rounding errors may differ from writing about data than most out your important data that convert from writing about one bit. Si unit symbol is kb is synonymous with their full form of the printed image online without being locked down? The factor for megabyte, as disk surface, camera memory doubles in bits to kb mb gb tb to the technology. Bytes are kb. As gb sizes work and quoting of internet data. How much information is gb tb note that all values is kilobytes, micro or not support this. This example program displays several numbers in kb, file sizes in gb, online tool for? Why should i worry about tracking data allowance disappearing so, and other computer memory, and binary digits after it. Historically there has been talking a tab in reference table gives an api function formats than one form for? Imperial system can do any units of the full form of bits, drives are the api function. Such as setting your privacy preferences logging in or filling in forms. While also based on your software development employment and kb? Thanks for this unit based on aliyun. New to indicate bytes, and kb are eight times bigger than bytes converter app with their full should give results from one byte is one byte.
    [Show full text]
  • External Memory Interface Handbook Volume 2: Design Guidelines
    External Memory Interface Handbook Volume 2: Design Guidelines Last updated for Altera Complete Design Suite: 15.0 Subscribe EMI_DG 101 Innovation Drive 2015.05.04 San Jose, CA 95134 Send Feedback www.altera.com TOC-2 Selecting Your Memory Contents Selecting Your Memory.......................................................................................1-1 DDR SDRAM Features............................................................................................................................... 1-2 DDR2 SDRAM Features............................................................................................................................. 1-3 DDR3 SDRAM Features............................................................................................................................. 1-3 QDR, QDR II, and QDR II+ SRAM Features..........................................................................................1-4 RLDRAM II and RLDRAM 3 Features.....................................................................................................1-4 LPDDR2 Features........................................................................................................................................ 1-6 Memory Selection........................................................................................................................................ 1-6 Example of High-Speed Memory in Embedded Processor....................................................................1-9 Example of High-Speed Memory in Telecom......................................................................................
    [Show full text]
  • GA-AB350-Gaming 3
    GA-AB350-Gaming 3 User's Manual Rev. 1002 12ME-AB35GM3-1002R For more product details, please visit GIGABYTE's website. To reduce the impacts on global warming, the packaging materials of this product are recyclable and reusable. GIGABYTE works with you to protect the environment. Motherboard GA-AB350-Gaming 3 Motherboard GA-AB350-Gaming 3 Feb. 6, 2017 Feb. 6, 2017 Copyright © 2017 GIGA-BYTE TECHNOLOGY CO., LTD. All rights reserved. The trademarks mentioned in this manual are legally registered to their respective owners. Disclaimer Information in this manual is protected by copyright laws and is the property of GIGABYTE. Changes to the specifications and features in this manual may be made by GIGABYTE without prior notice. No part of this manual may be reproduced, copied, translated, transmitted, or published in any form or by any means without GIGABYTE's prior written permission. For quick set-up of the product, read the Quick Installation Guide included with the product. In order to assist in the use of this product, carefully read the User's Manual. For product-related information, check on our website at: http://www.gigabyte.com Identifying Your Motherboard Revision The revision number on your motherboard looks like this: "REV: X.X." For example, "REV: 1.0" means the revision of the motherboard is 1.0. Check your motherboard revision before updating motherboard BIOS, drivers, or when looking for technical information. Example: Table of Contents GA-AB350-Gaming 3 Motherboard Layout .....................................................................4 Chapter 1 Hardware Installation .....................................................................................5 1-1 Installation Precautions .................................................................................... 5 1-2 Product Specifications ...................................................................................... 6 1-3 Installing the CPU ...........................................................................................
    [Show full text]
  • Memory Storage Calculations
    1/29/2007 Calculations Page 1 MEMORY STORAGE CALCULATIONS Professor Jonathan Eckstein (adapted from a document due to M. Sklar and C. Iyigun) An important issue in the construction and maintenance of information systems is the amount of storage required. This handout presents basic concepts and calculations pertaining to the most common data types. 1.0 BACKGROUND - BASIC CONCEPTS Grouping Bits - We need to convert all memory requirements into bits (b) or bytes (B). It is therefore important to understand the relationship between the two. A bit is the smallest unit of memory, and is basically a switch. It can be in one of two states, "0" or "1". These states are sometimes referenced as "off and on", or "no and yes"; but these are simply alternate designations for the same concept. Given that each bit is capable of holding two possible values, the number of possible different combinations of values that can be stored in n bits is 2n. For example: 1 bit can hold 2 = 21 possible values (0 or 1) 2 bits can hold 2 × 2 = 22 = 4 possible values (00, 01, 10, or 11) 3 bits can hold 2 × 2× 2 = 23 = 8 possible values (000, 001, 010, 011, 100, 101, 110, or 111) 4 bits can hold 2 × 2 × 2 × 2 = 24 =16 possible values 5 bits can hold 2 × 2 × 2 × 2 × 2 = 25 =32 possible values 6 bits can hold 2 × 2 × 2 × 2 × 2 × 2 = 26 = 64 possible values 7 bits can hold 2 × 2 × 2 × 2 × 2 × 2 × 2 = 27 = 128 possible values 8 bits can hold 2 × 2 × 2 × 2 × 2 × 2 × 2 × 2 = 28 = 256 possible values M n bits can hold 2n possible values M Bits vs.
    [Show full text]
  • 10 Gigabit Ethernet 10 Gigabit Ethernet
    10 Gigabit Ethernet 10 Gigabit Ethernet Siwaruk Siwamogsatham, [email protected] Abstract: The next generation 10-Gigabit Ethernet Standard is currently under development and is expected to come out in the next few years. This paper highlights ongoing discussions regarding several aspects of 10-Gigabit Ethernet such as market requirements, implementation structures, layer interfaces, coding techniques, frame formats, media, devices, and etc. See Also: Gigabit Ethernet | Gigabit Ethernet (Audio Recording of Lecture) | Gigabit Ethernet References | Books on Gigabit Ethernet | Optical Networking And Dense Wavelength Division Multiplexing (DWDM) | IP over DWDM Other Reports on Recent Advances in Networking Back to Raj Jain's Home Page Table of Contents: ● 1. Introduction ● 2. 10-Gigabit Ethernet Overview ❍ 2.1 Benefits of 10-Gigabit Ethernet ❍ 2.2 Market Requirements ❍ 2.3 Protocol Layer ● 3. 10-Gigabit Ethernet MAC Layer ❍ 3.1 Full-Duplex Only ❍ 3.2 MAC Frame Format ❍ 3.3 Data Rate ❍ 3.4 Pacing Mechanism ● 4. 10-Gigabit Ethernet Physical Layer ❍ 4.1 10-Gigabit Media Independent Interface (10GMII) ❍ 4.2 Physical Layer Architecture ❍ 4.3 Coding Techniques ❍ 4.4 Lasers ❍ 4.5 Media ❍ 4.6 Distance http://www.cis.ohio-state.edu/~jain/cis788-99/10gbe/index.html (1 of 19) [2/7/2000 10:37:58 AM] 10 Gigabit Ethernet ❍ 4.7 Bit Error Rate ● Summary ● References ● List of Acronyms Introduction Over the past several years, Ethernet has been the most popular choice of technology for local area networks (LAN). There are millions of Ethernet users worldwide and still counting. In 1998, the standard for 1-Gigabit Ethernet was released.
    [Show full text]
  • What Is Broadband?
    What is Broadband? FCC’s Definition of broadband: The term broadband commonly refers to high-speed Internet access that is always on and faster than the traditional dial-up access. As part of its 2015 Broadband Progress Report, the Federal Communications Commission has voted to change the definition of broadband by raising the minimum download speeds needed from 4Mbps to 25Mbps, and the minimum upload speed from 1Mbps to 3Mbps Internet Speeds Explained One thing to consider when comparing Internet service providers is the speed of the Internet. A number of abbreviations are used when explaining Internet speeds. The slowest is Kbps, or kilobits per second. The bit is the smallest measurement of information and was used by mobile carriers until speeds got faster. A kilobit is 1,000 bits. The average dial-up modem operates at a maximum of 56 Kbps, however its speed is more often between 40 to 50 Kbps. Next up is KB/s or kilobytes per second. A byte is made up of eight bits, and bytes are often the measurement used for files on a computer. An average image on the web is around 1,000 KB, and would take around 2 minutes and 22 seconds to download on a dial-up modem running at maximum speeds. Just like 1,000 bits make a kilobit, 1,000 kilobits make a megabit. The speed of megabits is called Mbps, or megabits per second. MB/s stands for megabytes per second. A megabyte is made up of 1,000 megabits, and is the unit of measurement for larger files.
    [Show full text]