Gigabit Testbeds Final Report

Total Page:16

File Type:pdf, Size:1020Kb

Gigabit Testbeds Final Report The Gigabit Testbed Initiative Final Report December 1996 This work was supported by the National Science Foundation and the Defense Advanced Re- search Projects Agency under Cooperative Agreement NCR8919038 with the Corporation for National Research Initiatives 1 Table of Contents Executive Summary........................................................................................................................ 3 The Gigabit Testbeds .................................................................................................................. 3 Initiative Impacts ........................................................................................................................ 4 Future Directions ........................................................................................................................ 6 Investigations and Findings ........................................................................................................ 8 1 Introduction................................................................................................................................ 13 2 The Starting Point ...................................................................................................................... 15 2.1 A Brief History ................................................................................................................... 15 2.2 State of Very High-Speed Networking in 1989-90............................................................. 16 2.3 Gigabit Networking Research Issues.................................................................................. 17 3 Structure and Goals.................................................................................................................... 24 3.1 Initiative Formation ............................................................................................................ 24 3.2 Initiative Management ........................................................................................................ 24 3.3 The Testbeds ....................................................................................................................... 25 4 Investigations and Findings ....................................................................................................... 33 4.1 Transmission....................................................................................................................... 35 4.2 Switching ............................................................................................................................ 46 4.3 Interworking........................................................................................................................ 51 4.4 Host I/O............................................................................................................................... 58 4.5 Network Management......................................................................................................... 73 4.6 Applications and Support Tools.......................................................................................... 80 5 Conclusion ............................................................................................................................... 101 5.1 Testbed Results and Technology Trends .......................................................................... 102 5.2 Host I/O............................................................................................................................. 103 5.3 Striping.............................................................................................................................. 103 5.4 Switching .......................................................................................................................... 104 5.5 Network Protocols and Algorithms .................................................................................. 104 5.6 Future Research Infrastructure.......................................................................................... 105 References................................................................................................................................... 107 Appendix A: Publications and Reports....................................................................................... 108 2 Executive Summary The Gigabit Testbed Initiative was a major effort by approximately forty organizations represent- ing universities, telecommunication carriers, industry and national laboratories, and computer companies to create a set of very high-speed network testbeds and to explore their application to scientific research. This effort, funded by the National Science Foundation (NSF) and the De- fense Advanced Research Projects Agency (DARPA), was coordinated and led by the Corporation for National Research Initiatives (CNRI) working closely with each of the many participating organizations and with the U.S. Government. The U. S. Government was also a par- ticipating organization insofar as testbeds were established within several Government laboratories to explore the concepts and technologies emerging from the Initiative. Five Testbeds, named Aurora, Blanca, Casa, Nectar and Vistanet, were established and used over a period of several years to explore advanced networking issues, to investigate architectural al- ternatives for gigabit networks, and to carry out a wide range of experimental applications in areas such as weather modeling, chemical dynamics, radiation oncology, and geophysics data exploration. The five testbeds were geographically distributed across the United States as shown in the figure below. The Gigabit Testbeds At the time the project started in 1990 there were significant barriers to achieving high perform- ance networking, which was falling significantly behind advances in high performance computing. One of the major barriers was the absence of wide-area transmission facilities which could support gigabit research, and the lack of marketplace motivation for carriers to provide 3 such facilities. The testbed initiative specifically targeted this problem through the creation of a multi-dimensional research project involving carriers, applications researchers, and network technologists. A second (and related) barrier was the lack of commercially available high speed network equipment operating at rates of 622 Mbps or higher. Fortunately, several companies were beginning to develop such equipment and the testbed initiative helped to accelerate its de- ployment. A key decision in the effort, therefore, was to make use of experimental technologies that were appropriate for gigabit networking. The emphasis was placed on fundamental systems issues in- volved with the development of a technology base for gigabit networking rather than on test and evaluation of individual technologies. ATM, SONET and HIPPI were three of the technologies used in the program. As a result, the impetus for industry to get these technologies to market was greatly heightened. Many of the networks that subsequently emerged, such as the NSF-sponsored vBNS and the DOD-sponsored DREN, can be attributed to the success of the gigabit testbed program. The U.S. Government funded this effort with a total of approximately $20M over a period of ap- proximately five years, with these funds used by CNRI primarily to fund university research efforts. Major contributions of transmission facilities and equipment were donated at no cost to the project by the carriers and computer companies, who also directly funded participating re- searchers in some cases. The total value of industry contributions to the effort was estimated to be perhaps 10 or 20 times greater than the Government funding. The coordinating role of a lead organization, played by CNRI, was essential in helping to bridge the many gaps between the in- dividual research projects, industry, government agencies and potential user communities. At the time this effort began, there did not appear to be a clearly visible path to make this kind of pro- gress happen. Initiative Impacts In addition to the many technical contributions resulting from the testbeds, a number of non- technical results have had major impacts for both education and industry. First and foremost was a new model for network research provided by the testbed initiative. The bringing together of network and application researchers, integration of the computer science and telecommunications communities, academia-industry-government research teams, and govern- ment-leveraged industry funding, all part of a single, orchestrated project spanning the country, provided a new level of research collaboration not previously seen in this field. The Initiative created a community of high performance networking researchers that crossed aca- demic/industry/government boundaries. The coupling of application and networking technology research from project inception was a major step forward for both new technology development and applications progress. Having ap- plications researchers involved from the start of the project allowed networking researchers to obtain early feedback on their network designs from a user’s perspective, and allowed network performance to be evaluated using actual user traffic. Similarly, application researchers learned 4 how network performance impacted their distributed application designs through early deploy- ment of prototype software. Perhaps most significantly, researchers could directly investigate networked
Recommended publications
  • Computer Organization and Architecture Designing for Performance Ninth Edition
    COMPUTER ORGANIZATION AND ARCHITECTURE DESIGNING FOR PERFORMANCE NINTH EDITION William Stallings Boston Columbus Indianapolis New York San Francisco Upper Saddle River Amsterdam Cape Town Dubai London Madrid Milan Munich Paris Montréal Toronto Delhi Mexico City São Paulo Sydney Hong Kong Seoul Singapore Taipei Tokyo Editorial Director: Marcia Horton Designer: Bruce Kenselaar Executive Editor: Tracy Dunkelberger Manager, Visual Research: Karen Sanatar Associate Editor: Carole Snyder Manager, Rights and Permissions: Mike Joyce Director of Marketing: Patrice Jones Text Permission Coordinator: Jen Roach Marketing Manager: Yez Alayan Cover Art: Charles Bowman/Robert Harding Marketing Coordinator: Kathryn Ferranti Lead Media Project Manager: Daniel Sandin Marketing Assistant: Emma Snider Full-Service Project Management: Shiny Rajesh/ Director of Production: Vince O’Brien Integra Software Services Pvt. Ltd. Managing Editor: Jeff Holcomb Composition: Integra Software Services Pvt. Ltd. Production Project Manager: Kayla Smith-Tarbox Printer/Binder: Edward Brothers Production Editor: Pat Brown Cover Printer: Lehigh-Phoenix Color/Hagerstown Manufacturing Buyer: Pat Brown Text Font: Times Ten-Roman Creative Director: Jayne Conte Credits: Figure 2.14: reprinted with permission from The Computer Language Company, Inc. Figure 17.10: Buyya, Rajkumar, High-Performance Cluster Computing: Architectures and Systems, Vol I, 1st edition, ©1999. Reprinted and Electronically reproduced by permission of Pearson Education, Inc. Upper Saddle River, New Jersey, Figure 17.11: Reprinted with permission from Ethernet Alliance. Credits and acknowledgments borrowed from other sources and reproduced, with permission, in this textbook appear on the appropriate page within text. Copyright © 2013, 2010, 2006 by Pearson Education, Inc., publishing as Prentice Hall. All rights reserved. Manufactured in the United States of America.
    [Show full text]
  • How Many Bits Are in a Byte in Computer Terms
    How Many Bits Are In A Byte In Computer Terms Periosteal and aluminum Dario memorizes her pigeonhole collieshangie count and nagging seductively. measurably.Auriculated and Pyromaniacal ferrous Gunter Jessie addict intersperse her glockenspiels nutritiously. glimpse rough-dries and outreddens Featured or two nibbles, gigabytes and videos, are the terms bits are in many byte computer, browse to gain comfort with a kilobyte est une unité de armazenamento de armazenamento de almacenamiento de dados digitais. Large denominations of computer memory are composed of bits, Terabyte, then a larger amount of nightmare can be accessed using an address of had given size at sensible cost of added complexity to access individual characters. The binary arithmetic with two sets render everything into one digit, in many bits are a byte computer, not used in detail. Supercomputers are its back and are in foreign languages are brainwashed into plain text. Understanding the Difference Between Bits and Bytes Lifewire. RAM, any sixteen distinct values can be represented with a nibble, I already love a Papst fan since my hybrid head amp. So in ham of transmitting or storing bits and bytes it takes times as much. Bytes and bits are the starting point hospital the computer world Find arrogant about the Base-2 and bit bytes the ASCII character set byte prefixes and binary math. Its size can vary depending on spark machine itself the computing language In most contexts a byte is futile to bits or 1 octet In 1956 this leaf was named by. Pages Bytes and Other Units of Measure Robelle. This function is used in conversion forms where we are one series two inputs.
    [Show full text]
  • Course Conventions Fall 2016
    CS168 Computer Networks Fonseca Course Conventions Fall 2016 Contents 1 Introduction 1 2 RFC Terms 1 3 Data Sizes 2 1 Introduction This document covers conventions that will be used throughout the course. 2 RFC Terms For the project specifications in this class, we’ll be using proper RFC terminology. It’s the terminology you’ll see if you ever implement protocols in the real world (e.g., IMAP or MCTCP), so it’s good to get exposed to it now. In particular, we’ll be using the keywords “MUST”, “MUST NOT”, “REQUIRED”, “SHALL”, “SHALL NOT”, “SHOULD”, “SHOULD NOT”, “RECOMMENDED”, “MAY”, and “OPTIONAL” as defined in RFC 2119. The terms we’ll use the most in this class are “MUST”, “MUST NOT”, “SHOULD”, “SHOULD NOT”, and “MAY” (though we may use others occasionally), so we’re including their definitions here for convenience (copied verbatim from the RFC): • MUST This word, or the terms “REQUIRED” or “SHALL”, mean that the definition is an absolute requirement of the specification. • MUST NOT This word, or the phrase “SHALL NOT”, mean that the definition is an absolute prohibition of the specification. • SHOULD This word, or the adjective “RECOMMENDED”, mean that there may exist valid reasons in particular circumstances to ignore a particular item, but the full implications must be understood and carefully weighed before choosing a different course. • SHOULD NOT This phrase, or the phrase “NOT RECOMMENDED”, mean that there may exist valid reasons in particular circumstances when the particular behavior is acceptable or even useful, but the full implications should be understood and the case carefully weighed before implementing any behavior described with this label.
    [Show full text]
  • Explaining Structured Errors in Gigabit Ethernet
    See discussions, stats, and author profiles for this publication at: https://www.researchgate.net/publication/228773987 Explaining Structured Errors in Gigabit Ethernet ARTICLE · APRIL 2005 READS 13 4 AUTHORS, INCLUDING: Andrew W. Moore University of Cambridge 105 PUBLICATIONS 2,202 CITATIONS SEE PROFILE All in-text references underlined in blue are linked to publications on ResearchGate, Available from: Andrew W. Moore letting you access and read them immediately. Retrieved on: 22 January 2016 Explaining Structured Errors in Gigabit Ethernet Andrew W. Moore, Laura B. James, Richard Plumb and Madeleine Glick IRC-TR-05-032 March 2005 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Copyright © Intel Corporation 2003 * Other names and brands may be claimed as the property of others. 1 Explaining Structured Errors in Gigabit Ethernet ¡ ¡ ¢ Andrew W. Moore , Laura B. James , Richard Plumb and Madeleine Glick University of Cambridge, Computer Laboratory [email protected] ¡ University of Cambridge, Department of Engineering, Centre for Photonic Systems £ lbj20,rgp1000 ¤ @eng.cam.ac.uk ¢ Intel Research, Cambridge [email protected] Abstract— A physical layer coding scheme is designed to I.
    [Show full text]
  • SDRAM Memory Systems: Architecture Overview and Design Verification SDRAM Memory Systems: Architecture Overview and Design Verification Primer
    Primer SDRAM Memory Systems: Architecture Overview and Design Verification SDRAM Memory Systems: Architecture Overview and Design Verification Primer Table of Contents Introduction . 3 - 4 DRAM Trends . .3 DRAM . 4 - 6 SDRAM . 6 - 9 DDR SDRAM . .6 DDR2 SDRAM . .7 DDR3 SDRAM . .8 DDR4 SDRAM . .9 GDDR and LPDDR . .9 DIMMs . 9 - 13 DIMM Physical Size . 9 DIMM Data Width . 9 DIMM Rank . .10 DIMM Memory Size & Speed . .10 DIMM Architecture . .10 Serial Presence Detect . .12 Memory System Design . .13 - 15 Design Simulation . .13 Design Verification . .13 Verification Strategy . .13 SDRAM Verification . .14 Glossary . .16 - 19 2 www.tektronix.com/memory SDRAM Memory Systems: Architecture Overview and Design Verification Primer Introduction Memory needs to be compatible with a wide variety of memory controller hubs used by the computer DRAM (Dynamic Random Access Memory) is attractive to manufacturers. designers because it provides a broad range of performance Memory needs to work when a mixture of different and is used in a wide variety of memory system designs for manufacturer’s memories is used in the same memory computers and embedded systems. This DRAM memory system of the computer. primer provides an overview of DRAM concepts, presents potential future DRAM developments and offers an overview Open memory standards are useful in helping to ensure for memory design improvement through verification. memory compatibility. DRAM Trends On the other hand, embedded systems typically use a fixed There is a continual demand for computer memories to be memory configuration, meaning the user does not modify larger, faster, lower powered and physically smaller. These the memory system after purchasing the product.
    [Show full text]
  • MU72-SU0 Intel® Socket LGA4189 Processor Motherboard
    MU72-SU0 Intel® Socket LGA4189 processor motherboard User Manual Rev. 1.0 Copyright © 2021 GIGA-BYTE TECHNOLOGY CO., LTD. All rights reserved. The trademarks mentioned in this manual are legally registered to their respective owners. Disclaimer Information in this manual is protected by copyright laws and is the property of GIGABYTE. Changes to the specifications and features in this manual may be made by GIGABYTE without prior notice. No part of this manual may be reproduced, copied, translated, transmitted, or published in any form or by any means without GIGABYTE's prior written permission. Documentation Classifications In order to assist in the use of this product, GIGABYTE provides the following types of documentation: User Manual: detailed information & steps about the installation, configuration and use this product (e.g. motherboard, server barebones), covering hardware and BIOS. User Guide: detailed information about the installation & use of an add-on hardware or software component (e.g. BMC firmware, rail-kit) compatible with this product. Quick Installation Guide: a short guide with visual diagrams that you can reference easily for installation purposes of this product (e.g. motherboard, server barebones). Please see the support section of the online product page to check the current availability of these documents For More Information For related product specifications, the latest firmware and software, and other information, please visit our website at: http://www.gigabyte.com. For GIGABYTE distributors and resellers, additional sales & marketing materials are available from our reseller portal: http://reseller.b2b.gigabyte.com For further technical assistance, please contact your GIGABYTE representative or visit http://esupport.gigabyte.com/ to create a new support ticket.
    [Show full text]
  • 10 Gigabit Ethernet
    1010 GigabitGigabit EthernetEthernet The New Frontier Presentation by Rupert Dance IntroductionIntroduction ! Ethernet Legacy ! New Features ! Implementation ! Conclusion TheThe LegacyLegacy ofof 1010 GbGb EthernetEthernet ! Frame size – Minimum frame size 64 bytes – Maximum untagged frame size 1518 bytes ! Half duplex – Supported from 1 Mb through Gigabit – No half duplex in 10 Gb Ethernet ! Full duplex - no CSMA/CD – Simultaneous transmission and reception – No carrier sense and no collision detection – No frame extension and no frame bursting ComparisonsComparisons MaintainingMaintaining BackwardsBackwards CompatibilityCompatibility Parameters 1 Base-5 1 Gb/s 10 Gb/s 10 Mb/s 100 Mb/s slotTime 512 bit times 4096 bit times not applicable interFrameGap 96 bits 96 bits 96 bits attemptLimit 16 16 not applicable backoffLimit 10 10 not applicable jamSize 32 bits 32 bits not applicable maxUntaggedFrameSize 1518 octets 1518 octets 1518 octets minFrameSize 512 bits (64 octets) 512 bits (64 octets) 512 bits (64 octets) burstLimit not applicable 65 536 bits not applicable ifsStretchRatio not applicable not applicable 104 bits HSSGHSSG ObjectivesObjectives -- NovNov 19991999 ! Support a speed of 10.0 Gb/ s at the MAC/ PLS service interface ! Define two families of PHYs: – A LAN PHY, operating at a data rate of 10.0 Gb/ s – A WAN PHY, operating at a data rate compatible with the payload rate of OC- 192c/ SDH VC- 4-64c ! Define a mechanism to adapt the MAC/ PLS data rate to the data rate of the WAN PHY OSIOSI ModelModel –– 1010 GigabitGigabit LAN
    [Show full text]
  • Gb Mb Kb Tb Full Form
    Gb Mb Kb Tb Full Form Lamar chimneyed undesirably. Sometimes invected Chase salaam her thirsters direct, but voluted Bartholemy subito!boggles slightly or ingulfs aesthetically. Vincible Prescott sometimes heads his Salish corruptly and embosses so Note that make the unambiguous binary digits Also share content. The results from a number results; rounding errors may differ from writing about data than most out your important data that convert from writing about one bit. Si unit symbol is kb is synonymous with their full form of the printed image online without being locked down? The factor for megabyte, as disk surface, camera memory doubles in bits to kb mb gb tb to the technology. Bytes are kb. As gb sizes work and quoting of internet data. How much information is gb tb note that all values is kilobytes, micro or not support this. This example program displays several numbers in kb, file sizes in gb, online tool for? Why should i worry about tracking data allowance disappearing so, and other computer memory, and binary digits after it. Historically there has been talking a tab in reference table gives an api function formats than one form for? Imperial system can do any units of the full form of bits, drives are the api function. Such as setting your privacy preferences logging in or filling in forms. While also based on your software development employment and kb? Thanks for this unit based on aliyun. New to indicate bytes, and kb are eight times bigger than bytes converter app with their full should give results from one byte is one byte.
    [Show full text]
  • External Memory Interface Handbook Volume 2: Design Guidelines
    External Memory Interface Handbook Volume 2: Design Guidelines Last updated for Altera Complete Design Suite: 15.0 Subscribe EMI_DG 101 Innovation Drive 2015.05.04 San Jose, CA 95134 Send Feedback www.altera.com TOC-2 Selecting Your Memory Contents Selecting Your Memory.......................................................................................1-1 DDR SDRAM Features............................................................................................................................... 1-2 DDR2 SDRAM Features............................................................................................................................. 1-3 DDR3 SDRAM Features............................................................................................................................. 1-3 QDR, QDR II, and QDR II+ SRAM Features..........................................................................................1-4 RLDRAM II and RLDRAM 3 Features.....................................................................................................1-4 LPDDR2 Features........................................................................................................................................ 1-6 Memory Selection........................................................................................................................................ 1-6 Example of High-Speed Memory in Embedded Processor....................................................................1-9 Example of High-Speed Memory in Telecom......................................................................................
    [Show full text]
  • GA-AB350-Gaming 3
    GA-AB350-Gaming 3 User's Manual Rev. 1002 12ME-AB35GM3-1002R For more product details, please visit GIGABYTE's website. To reduce the impacts on global warming, the packaging materials of this product are recyclable and reusable. GIGABYTE works with you to protect the environment. Motherboard GA-AB350-Gaming 3 Motherboard GA-AB350-Gaming 3 Feb. 6, 2017 Feb. 6, 2017 Copyright © 2017 GIGA-BYTE TECHNOLOGY CO., LTD. All rights reserved. The trademarks mentioned in this manual are legally registered to their respective owners. Disclaimer Information in this manual is protected by copyright laws and is the property of GIGABYTE. Changes to the specifications and features in this manual may be made by GIGABYTE without prior notice. No part of this manual may be reproduced, copied, translated, transmitted, or published in any form or by any means without GIGABYTE's prior written permission. For quick set-up of the product, read the Quick Installation Guide included with the product. In order to assist in the use of this product, carefully read the User's Manual. For product-related information, check on our website at: http://www.gigabyte.com Identifying Your Motherboard Revision The revision number on your motherboard looks like this: "REV: X.X." For example, "REV: 1.0" means the revision of the motherboard is 1.0. Check your motherboard revision before updating motherboard BIOS, drivers, or when looking for technical information. Example: Table of Contents GA-AB350-Gaming 3 Motherboard Layout .....................................................................4 Chapter 1 Hardware Installation .....................................................................................5 1-1 Installation Precautions .................................................................................... 5 1-2 Product Specifications ...................................................................................... 6 1-3 Installing the CPU ...........................................................................................
    [Show full text]
  • Memory Storage Calculations
    1/29/2007 Calculations Page 1 MEMORY STORAGE CALCULATIONS Professor Jonathan Eckstein (adapted from a document due to M. Sklar and C. Iyigun) An important issue in the construction and maintenance of information systems is the amount of storage required. This handout presents basic concepts and calculations pertaining to the most common data types. 1.0 BACKGROUND - BASIC CONCEPTS Grouping Bits - We need to convert all memory requirements into bits (b) or bytes (B). It is therefore important to understand the relationship between the two. A bit is the smallest unit of memory, and is basically a switch. It can be in one of two states, "0" or "1". These states are sometimes referenced as "off and on", or "no and yes"; but these are simply alternate designations for the same concept. Given that each bit is capable of holding two possible values, the number of possible different combinations of values that can be stored in n bits is 2n. For example: 1 bit can hold 2 = 21 possible values (0 or 1) 2 bits can hold 2 × 2 = 22 = 4 possible values (00, 01, 10, or 11) 3 bits can hold 2 × 2× 2 = 23 = 8 possible values (000, 001, 010, 011, 100, 101, 110, or 111) 4 bits can hold 2 × 2 × 2 × 2 = 24 =16 possible values 5 bits can hold 2 × 2 × 2 × 2 × 2 = 25 =32 possible values 6 bits can hold 2 × 2 × 2 × 2 × 2 × 2 = 26 = 64 possible values 7 bits can hold 2 × 2 × 2 × 2 × 2 × 2 × 2 = 27 = 128 possible values 8 bits can hold 2 × 2 × 2 × 2 × 2 × 2 × 2 × 2 = 28 = 256 possible values M n bits can hold 2n possible values M Bits vs.
    [Show full text]
  • 10 Gigabit Ethernet 10 Gigabit Ethernet
    10 Gigabit Ethernet 10 Gigabit Ethernet Siwaruk Siwamogsatham, [email protected] Abstract: The next generation 10-Gigabit Ethernet Standard is currently under development and is expected to come out in the next few years. This paper highlights ongoing discussions regarding several aspects of 10-Gigabit Ethernet such as market requirements, implementation structures, layer interfaces, coding techniques, frame formats, media, devices, and etc. See Also: Gigabit Ethernet | Gigabit Ethernet (Audio Recording of Lecture) | Gigabit Ethernet References | Books on Gigabit Ethernet | Optical Networking And Dense Wavelength Division Multiplexing (DWDM) | IP over DWDM Other Reports on Recent Advances in Networking Back to Raj Jain's Home Page Table of Contents: ● 1. Introduction ● 2. 10-Gigabit Ethernet Overview ❍ 2.1 Benefits of 10-Gigabit Ethernet ❍ 2.2 Market Requirements ❍ 2.3 Protocol Layer ● 3. 10-Gigabit Ethernet MAC Layer ❍ 3.1 Full-Duplex Only ❍ 3.2 MAC Frame Format ❍ 3.3 Data Rate ❍ 3.4 Pacing Mechanism ● 4. 10-Gigabit Ethernet Physical Layer ❍ 4.1 10-Gigabit Media Independent Interface (10GMII) ❍ 4.2 Physical Layer Architecture ❍ 4.3 Coding Techniques ❍ 4.4 Lasers ❍ 4.5 Media ❍ 4.6 Distance http://www.cis.ohio-state.edu/~jain/cis788-99/10gbe/index.html (1 of 19) [2/7/2000 10:37:58 AM] 10 Gigabit Ethernet ❍ 4.7 Bit Error Rate ● Summary ● References ● List of Acronyms Introduction Over the past several years, Ethernet has been the most popular choice of technology for local area networks (LAN). There are millions of Ethernet users worldwide and still counting. In 1998, the standard for 1-Gigabit Ethernet was released.
    [Show full text]