Power Management Considerations for Fpgas and Asics
Total Page:16
File Type:pdf, Size:1020Kb
LM2734,LM2736,LM2742,LM2743,LM2744, LM5642 Power Management Considerations for FPGAs and ASICs Literature Number: SNVA586 POWER designer SM Expert tips, tricks, and techniques for powerful designs No. 102 Power Management Considerations for Feature article............1-7 FPGAs and ASICs 2 MHz synchronous — By David Baba, Staff Application Engineer buck controllers............2 Voltage Regulator 1A SOT-23 buck (termination) Voltage Regulator Core Voltage regulators........................4 (core) Voltage Regulator I/O Voltage FPGA or ASIC 4.5V-36V synchronous (I/O) Voltage Regulator Auxiliary Voltage buck controllers............6 (auxiliary) Power design tools........8 Figure 1: Typical FPGA or ASIC power management requirements n today’s hypercompetitive markets with increasing time-to-market pressures for electronic sub-systems, the importance of FPGAs and ASICs Ihas been elevated to the point that they frequently contain the critical functionality of the new system. One of the most critical factors in an FPGA system design is power management. To power an FPGA effectively, a detailed system overview is needed. These same techniques often apply to ASICs. Power supply requirements are important because of the complex initial conditions, transient behavior, turn-on, and turn-off specifications, among many others. Bypassing or decoupling the power supplies at the device (in the context of the device’s application) also requires careful attention. Figure 1 shows typical power management requirements for an FPGA. Usually a mini- mum of two voltages are needed to power FPGAs: one for the “core” (1.0V to 2.5V typ.) and one for the “I/Os” (3.3V typ.). Many FPGAs also require a third low-noise, low-ripple voltage to provide power to the auxiliary circuits. Typical voltages are 2.5V or 3.3V depending on the individual FPGA family. NEXT ISSUE: Powering Portable Devices Up to 2 MHz, 95% efficient synchronous buck controllers LM2742/43/44 PWM controllers with adjustable output voltage down to 0.6V LM2742/43 typical application diagram Input power 1V to 16V 3V to 6V V (Bias) CC HG V = O.6V to 0.85*V ON LM2742 OUT IN ISEN SD or Up to 25A loads LG OFF LM2743 PGOOD Output power good FB SS/TRK EAO GND Features: • Input power from 1V to 16V Product Highlight: • Drives 1A to 25A output current with high efficiency Provides 1A to 25A output at up to • Switching frequency from 50 kHz to 2 MHz 95% conversion efficiency • Ceramic or electrolytic output capacitors • High bandwidth error amplifier • Reference accuracy ≤1.5% (-40°C to +125°C) Ideal for low output voltage FPGAs, ASICs, and Point-Of-Load applications • Power Good flag and output enable for easy sequencing • Current limit without sense resistor • Adjustable soft start and tracking •VCC(IN) from 3V to 6V (LM2743/44) or 5V (LM2742) • Available with external reference (LM2744) • Available in TSSOP-14 packaging 2 POWER designer Power Management Considerations for FPGAs and ASICs Non-synchronous buck Synchronous buck Linear regulator Function: Step-down (V < V ) Function: Step-down (VOUT < VIN) Function: Step-down (VOUT < VIN) OUT IN When to use: Typically when VIN is 3x to 5x VOUT When to use: When high efficiency is required When to use: Typically when IOUT < 1A, ultra and IOUT is > 0.5A and < 5A with high-output current (> 5A) or low duty cycles low-dropout, and low-noise applications Characteristics: Easy to design and good (VIN > 5 x VOUT and/or IOUT < 0.5A) Characteristics: Excellent option where fixed efficiency for the above-mentioned typical Characteristics: A second switch replaces the output, low current, and low voltage drops are VIN/VOUT/IOUT conditions diode in the basic buck topology, reducing losses required. Easy to implement Devices to use: All buck integrated regulators in the conditions mentioned above Devices to use: Any low-dropout, linear regulator and controllers Devices to use: Any “synchronous rectification” Comments: Great for micropower applications buck integrated regulator or controller Figure 2: Step-down configurations Operating current for each of these voltages is not • Use a linear regulator if the power dissipated fixed and depends upon many application-related within it is less than 1W factors, such as FPGA speed, capacity utilization, • Use a non-synchronous buck regulator if the and the like. Operating current can vary from as low input-to-output voltage ratio is less than 2:1 and as 100 mA to as high as 20A. Usually in these the output current is less than 3A systems the input voltage is higher than any of the voltages supplied to the FPGA and hence needs to • Use a synchronous buck regulator if the input-to- be stepped down and regulated. Figure 2 shows the output voltage ratio is greater than 2:1 with the three most commonly used step-down configurations output current exceeding 5A for FPGAs. They are the synchronous buck, the A regulator regulates the output voltage by non-synchronous buck, and the linear regulator. comparing a reference voltage to a fraction of the Consideration of the system specifications and the output voltage appearing at the feedback pin. The regulator operation will determine the type of reference voltage usually sets the minimum output regulators to use. The following aspects also need to voltage achievable. be considered to achieve successful designs. Some controllers have a minimum on-time. This Input voltage (VIN) will limit the ability of the regulator to step down The input power to the FPGA is supplied by a silver large amounts relative to the input. The minimum box, backplane, or intermediate rails. Typical input on-time (TON min.) of the controller limits also voltages range from 3V to 15V or as high as 30V in sets the minimum output voltage achievable at a some industrial applications. The input voltage may given frequency. For example, the minimum on- exclude a part from being used; this is because a time being exceeded will make the output voltage regulator has a maximum rating on the VIN pin for rise above the desired level. powering the IC. Vin = 12V Output voltage (V ) and output current (I ) OUT OUT Vout =1.2V The function of the regulator is to maintain constant 1.2V D = = 0.1 output voltage against variations in input voltage and 12V load current variations. As mentioned previously, Fs = 300kHz operating currents can vary from as low as 100 mA to 1 as high as 20A. The combination of input voltage, Tonmin = 0.1× = 333ns 300kHz output voltage, and output current will decide the type of regulator to be used. As a rule of thumb: power.national.com 3 Industry’s first 1A SOT-23 buck regulators LM2734/36 buck converters with internal compensation simplify design Features LM2734 typical application diagram • Complete, easy-to-use switcher solution in the smallest footprint • Highest power-density D1 • High-frequency version prevents VIN 5V VIN BOOST the switcher from interfering L1 C1 C2 with signal-processing circuits 10 µF .01 µF 7.5 µH V SW OUT • Choice of switching frequencies LM2734Y 1.8V/1A ON D2 C3 allows designers to trade off 10 µF OFF EN R1 efficiency, size, noise, and 12.4K system performance FB GND R2 • Current mode allows improved 10K transient response, current limit accuracy and more predictable regulation performance over the wide input voltage range • PWM provides a predictable, easily filtered switch frequency for reduced noise Product ID Clock Hz ILOAD (max) VOUT (min) LM2734X 500 kHz 1A 0.8V Product Highlight: LM2734Y 1.5 MHz 1A 0.8V LM2734Z 3 MHz 1A 0.8V 1A SOT-23 switchers with up to 3 MHz operating frequency and LM2736X 500 kHz 750 mA 1.25V fast transient response LM2736Y 1.5 MHz 750 mA 1.25V LM2736Z 3 MHz 750 mA 1.25V Ideal for systems that need to convert 3.3V, 5V, 12V or 16V intermediate rails to 1.5V or less where size is critical or when wall-transformer powered systems need significantly reduced size 4 POWER designer Power Management Considerations for FPGAs and ASICs Decreasing the switching frequency will allow a This figure relative to the 90% efficiency in the greater step-down ratio. previous example does not look so impressive. But Operating frequency of switching regulators power dissipation of only 0.53W on a one-inch square gives a temperature rise of only 20°C The switching frequency dictates several critical compared to 100°C in the previous example. parameters including the size of inductors and capacitors, efficiency, ripple voltage, and ultimately The power loss is more significant than the the footprint of the solution. Higher switching efficiency figure. Understanding this principle can frequency allows the designer to use smaller help the designer optimize his or her efficiency inductors as well as a smaller output capacitance to demands and reduce the overall cost of the system. obtain a lower ripple voltage. Higher switching Footprint frequency also facilitates the design of high- bandwidth systems. Additionally, the designer may Reduction in area or height requirements will need to operate outside a specific frequency band to negatively impact both cost and efficiency for a prevent spurious interference. Using a buck particular design. For example, smaller inductors regulator with adjustable frequency setting renders usually have a higher effective series resistance flexibility to the design. (ESR) than larger inductors. Low-profile inductors or low-profile electrolytic capacitors are generally Efficiency more expensive. A multi-layer board minimizes the The efficiency is the ratio of output power to input footprint, but generally increases overall cost. power and is an indication of the amount of wasted power. This is often a misunderstood parameter Some designers may increase the switching among system designers.