Integration of Linux Graphics Component in an Intelligent Device

Total Page:16

File Type:pdf, Size:1020Kb

Integration of Linux Graphics Component in an Intelligent Device Integration of Linux Graphics Component in an Intelligent Device Magnus Erkenfelt M˚ansZigher Lund Institute of Technology Lund University November 9, 2007 ii Abstract In this thesis, a Linux graphics system is proposed, implemented, and dis- cussed. The most common graphics manager of Linux is called the X Server. It uses a server architecture that is not optimal when working with embedded systems, due to its memory footprint and unnecessary power consumption. The idea was to design the architecture so that the graphics system is a component of the operating system and fits into a simple C library. A direct interaction with the graphics hardware is configured and implemented on the system. The thesis introduces the concept of a graphics device called frame buffer as used to communicate with the hardware. It also describes the different modules needed to build a complete embedded Linux system. Using the pro- posed implementation, a fully operational system with a memory footprint under 5 MB can be achieved. iii iv Acknowledgements First of all, our thanks go to Mikrodidakt AB for giving us the opportunity to work on this thesis, especially to our supervisor P¨arL¨ofgrenwho always pushed us in the right direction. Also thanks to Pierre Nugues for ideas and support, and Jens Hellstr¨omfor his Linux expertise. v vi Contents 1 Introduction 1 1.1 The product . 1 1.2 Purpose of Thesis . 4 1.3 Problem Formulation . 4 1.4 Thesis Overview . 5 2 Background 7 2.1 Linux . 7 2.2 The Linux Kernel . 9 2.3 The Linux File System . 11 2.4 Libraries . 13 2.5 Linux Devices . 15 2.6 Linux Device Drivers . 15 2.7 Operational Environment . 16 2.8 The Bootloader . 18 2.9 Cross Compilation . 20 3 Embedded Graphics 23 3.1 The Graphics System . 23 3.2 The Linux Frame Buffer . 28 4 Hardware 31 vii 4.1 The ARM processor . 32 4.2 The 8051 processor . 33 4.3 LCD . 34 4.4 Touchscreen . 35 4.5 Memory Mapping . 36 5 System Setup 39 5.1 Cross Compilation Environment . 39 5.2 Network File System . 40 5.3 The Universal Bootloader . 42 5.4 Kernel Considerations . 43 5.5 Configuring Busybox . 46 6 Graphics Component 49 6.1 Initializing the Frame Buffer . 50 6.2 Pixel Rendering . 52 6.3 Shapes . 55 6.4 Interface Components . 56 6.5 Event Handling . 60 7 Evaluation 63 7.1 Size Comparison . 63 7.2 Cost Comparison . 65 7.3 Development and Testing . 66 7.4 Limitations . 66 8 Result & Discussion 67 8.1 Implementation Discussion . 67 8.2 Further Development . 67 Appendix 69 viii A Generic Frame Buffer Driver 71 B Busybox Defined Functions 77 C Linux File System 79 D Processor 81 E Memory Management 85 F Memory Footprint 89 F.1 Kernel . 89 F.2 Dynamic libraries . 89 F.3 Static libraries . 91 F.4 Smaller Footprint . 93 F.5 Conclusion . 94 G Abbreviations 95 ix x List of Figures 1.1 Mandometer unit and scale. 2 1.2 Graphical user interface of the Mandometer. 3 2.1 Architecture of a monolithic kernel. 11 2.2 The placement of Busybox in a software architecture. 17 2.3 The bootloader start-up sequence. 19 3.1 The different layers in a graphics system architecture. 24 3.2 The interaction between Xserver and its clients. 25 3.3 The different layers in the X toolkit architecture. 26 3.4 The Embedded Linux graphics system architecture. 29 4.1 Atmel eveluation board AT91SAM9261. 31 4.2 AT91SAM9261 Memory mapping. 36 5.1 The development system set up. 42 5.2 Ncurses-based kernel configuration. 44 5.3 QT-based kernel configuration. 45 6.1 Basic overview of the graphics handling. 49 6.2 Basic overview of the graphics handling. 56 6.3 Basic overview of the graphics handling. 59 6.4 Event handling flowchart. 61 xi D.1 The state in a stored-program digital computer. 81 D.2 von Neumann and Harvard architecture computers. 83 E.1 The cache in the memory system. 85 E.2 A virtually addressed memory system. 87 xii List of Tables 2.1 Different open source bootloaders for Linux. 20 3.1 Different RGB formats. 28 4.1 The Hardware . 32 7.1 Different graphics packages for embedded Linux. 64 7.2 A price list of the OS On Time RTOS-32. 65 F.1 The kernel size. 89 F.2 The file system with dynamic libraries. 90 F.3 The filesystem with static libraries. 92 F.4 The kernel size. 93 xiii xiv Chapter 1 Introduction 1.1 The product Mikrodidakt AB together with AB Mando has developed a device that can help people with eating disorders, e.g. anorexia and bulimia. The device is called Mandometer. A person with an eating disorder has an unhealthy relationship towards food. This is where the Mandometer might be able to help them. The patient is taught to eat right using the Mandometer. The device mainly consists of a computer and a scale, which communicate with each other. Figure 1.1 shows a picture of the Mandometer. The Mandometer system shows the rate at which the patient is eating and also the rate at which the patient should be eating. In addition, it displays the patients level of satiety, and compares that to normal levels. After a meal, the patients are placed in a warm room, this is to avoid panic attacks and anxiety. Patients like the warmth and often fall asleep during this period, thus keeping them from vomiting. Apart from the computer and the scale, the Mandometer is made up of an LCD display, an embedded MP3 player, and a USB connection. Through the LCD display, a graphical user interface (GUI) is displayed to communicate with the user. GUI pictures are shown in figure 1.2. The USB connection is used to connect the scale to the system, and to connect the Mandometer to a 1 1. Introduction Figure 1.1: Mandometer unit and scale. treatment terminal. Through the treatment terminal, results from meals can be stored in a database and a personalized treatment plan can be configured, and downloaded to the Mandometer. A case manager can view the result to see if the patient is improving or not. Depending on the results, a new treatment plan, or adjustments, can be made to suit the patient, and the patient's progress. In Figure 1.2, the first picture is the login window. The patient has to log in before each meal. After the login, the patient has to select a meal. This window is shown in the second picture. An empty plate is placed on the scale before each meal, so the Mandometer can run a scale calibration. After the calibration, the Mandometer asks the patient to put food on the plate. Depending on the chosen meal, a specific amount has to be placed on the plate before the meal can start. When the food portion is approved, the Mandometer asks the patient for which level of satiety s/he is feeling, shown in the third picture. During a meal the Mandometer will ask questions about how satiated the patient feels, and plot the response on a graph. The graph will display how the patient should eat in relation to how s/he is eating. If the patient is eating too fast or too slow, the Mandometer notifies the user with both text and sound. The graph window is shown in the fourth and 2 1.1 The product last picture in Figure 1.2. Figure 1.2: Graphical user interface of the Mandometer. The Mandometer software is coded in C language (flavor of Keil C51) and built using the µV ision development environment (Keil). There is no operating system or execution kernel involved. Instead execution is per- formed in simple computational loops. The executional structure consists of an initialization, the main loop, the mode loop, and interrupt routines. The initialization routine handles the initialization of the LCD controller, touch controller, the memory system, and the interrupts. The main loop distributes CPU time to several activities (tasks). This is done by con- tinuously performing each task. The mode loop selects one current task to receive CPU time depending on the current mode of the Mandometer. Possible modes are: 1. Logon 2. Mode selection - depending on log on identity. 3. Song - play MP3 files. 4. Meal - prepare meal, display while eating, and store when finished. 5. Meal history - show previously stored meals. 3 1. Introduction The interrupt routines are handling interrupts from the serial port, USB, audio, touch, and incrementation of timer. AB Mando has opened up Mandometer Clinics in Stockholm, Amster- dam, and San Diego, and is planning to open one in Sydney. According to results from these clinics, the success rate lies around 75% and has a 10% relapse rate. 1.2 Purpose of Thesis Mikrodidakt AB is a small company in the southern part of Sweden, and they have been developing embedded systems since 1980. During the years they have noticed that the cost of developing an embedded system has shifted from the hardware to the software. Software such as compilers, operating systems, and advanced debugging tools can each cost thousands of Euros. When developing embedded systems, it is common to design the device for one single purpose, e.g. a MP3 player, calculator, or a digital camera. Even though the different devices have different purposes, they can all use the same platform where the main difference actually is the GUI. The purpose of this thesis is to create a development platform with high versatility and a small memory footprint.
Recommended publications
  • RZ Family Microprocessors Brochure
    RZ FAMILY Renesas Microprocessor 2018.10 THE NEXT-GENERATION PROCESSOR TO MEET THE NEEDS OF THE SMART SOCIETY HAS ARRIVED. achine In M te n r a f a m c u e H ntr wo Co ol Net rk CONTENTS RZ/A SERIES ___________________________________________ 04 RZ/G SERIES ___________________________________________ 10 RZ/T SERIES ___________________________________________ 16 RZ/N SERIES ___________________________________________ 22 RZ SPECIFICATIONS ______________________________________ 28 PACKAGE LINEUP _______________________________________ 38 02-03 The utilization of intelligent technology is advancing in all aspects of our lives, including electric household appliances, industrial equipment, building management, power grids, and transportation. The cloud-connected “smart society” is coming ever closer to realization. Microcontrollers are now expected to provide powerful capabilities not available previously, such as high-performance and energy-efficient control combined with interoperation with IT networks, support for human-machine interfaces, and more. To meet the demands of this new age, Renesas has drawn on its unmatched expertise in microcontrollers to create the RZ family of embedded processors. The lineup of these “next-generation processors that are as easy to use as conventional microcontrollers” to meet different customer requirements. The Zenith of the Renesas micro As embedded processors to help build the next generation of advanced products, the RZ family offers features not available elsewhere and brings new value to customer applications.
    [Show full text]
  • Computer Architecture (BCA Part-I)
    Biyani's Think Tank Concept based notes Computer Architecture (BCA Part-I) Micky Haldya Revised By: Jyoti Sharma Deptt. of Information Technology Biyani Girls College, Jaipur 2 Published by : Think Tanks Biyani Group of Colleges Concept & Copyright : Biyani Shikshan Samiti Sector-3, Vidhyadhar Nagar, Jaipur-302 023 (Rajasthan) Ph : 0141-2338371, 2338591-95 Fax : 0141-2338007 E-mail : [email protected] Website :www.gurukpo.com; www.biyanicolleges.org ISBN: 978-93-81254-38-0 Edition : 2011 Price : While every effort is taken to avoid errors or omissions in this Publication, any mistake or omission that may have crept in is not intentional. It may be taken note of that neither the publisher nor the author will be responsible for any damage or loss of any kind arising to anyone in any manner on account of such errors and omissions. Leaser Type Setted by : Biyani College Printing Department For More Details: - www.gurukpo.com Computer Architecture 3 Preface am glad to present this book, especially designed to serve the needs of the I students. The book has been written keeping in mind the general weakness in understanding the fundamental concepts of the topics. The book is self-explanatory and adopts the “Teach Yourself” style. It is based on question-answer pattern. The language of book is quite easy and understandable based on scientific approach. Any further improvement in the contents of the book by making corrections, omission and inclusion is keen to be achieved based on suggestions from the readers for which the author shall be obliged. I acknowledge special thanks to Mr.
    [Show full text]
  • RZ Family Microprocessors Brochure
    RZ FAMILY MICROPROCESSORS 64-Bit & 32-Bit Arm-based high-end MPUs 2021.07 THE NEXT-GENERATION PROCESSOR TO MEET THE NEEDS OF THE SMART SOCIETY HAS ARRIVED. achine In M te n r a f a m c u e H ntr wo Co ol Net rk CONTENTS RZ/V SERIES ___________________________________________ 04 RZ/G SERIES ___________________________________________ 08 RZ/A SERIES ___________________________________________ 16 RZ/T SERIES ___________________________________________ 22 RZ/N SERIES ___________________________________________ 30 PACKAGE LINEUP _______________________________________ 35 02-03 The utilization of intelligent technology is advancing in all aspects of our lives, including electric household appliances, industrial equipment, building management, power grids, and transportation. The cloud-connected “smart society” is coming ever closer to realization. Microcontrollers are now expected to provide powerful capabilities not available previously, such as high-performance and energy-efficient control combined with interoperation with IT networks, support for human-machine interfaces, and more. To meet the demands of this new age, Renesas has drawn on its unmatched expertise in microcontrollers to create the RZ family of embedded processors. The lineup of these “next-generation processors that are as easy to use as conventional microcontrollers” to meet different customer requirements. The Zenith of the Renesas micro As embedded processors to help build the next generation of advanced products, the RZ family offers features not available elsewhere and
    [Show full text]
  • A Hybrid-Parallel Architecture for Applications in Bioinformatics
    A Hybrid-parallel Architecture for Applications in Bioinformatics M.Sc. Jan Christian Kässens Dissertation zur Erlangung des akademischen Grades Doktor der Ingenieurwissenschaften (Dr.-Ing.) der Technischen Fakultät der Christian-Albrechts-Universität zu Kiel eingereicht im Jahr 2017 Kiel Computer Science Series (KCSS) 2017/4 dated 2017-11-08 URN:NBN urn:nbn:de:gbv:8:1-zs-00000335-a3 ISSN 2193-6781 (print version) ISSN 2194-6639 (electronic version) Electronic version, updates, errata available via https://www.informatik.uni-kiel.de/kcss The author can be contacted via [email protected] Published by the Department of Computer Science, Kiel University Computer Engineering Group Please cite as: Ź Jan Christian Kässens. A Hybrid-parallel Architecture for Applications in Bioinformatics Num- ber 2017/4 in Kiel Computer Science Series. Department of Computer Science, 2017. Dissertation, Faculty of Engineering, Kiel University. @book{Kaessens17, author = {Jan Christian K\"assens}, title = {A Hybrid-parallel Architecture for Applications in Bioinformatics}, publisher = {Department of Computer Science, CAU Kiel}, year = {2017}, number = {2017/4}, doi = {10.21941/kcss/2017/4}, series = {Kiel Computer Science Series}, note = {Dissertation, Faculty of Engineering, Kiel University.} } © 2017 by Jan Christian Kässens ii About this Series The Kiel Computer Science Series (KCSS) covers dissertations, habilitation theses, lecture notes, textbooks, surveys, collections, handbooks, etc. written at the Department of Computer Science at Kiel University. It was initiated in 2011 to support authors in the dissemination of their work in electronic and printed form, without restricting their rights to their work. The series provides a unified appearance and aims at high-quality typography. The KCSS is an open access series; all series titles are electronically available free of charge at the department’s website.
    [Show full text]
  • The New Xbox 360 250GB CPU GPU Soc
    The new Xbox 360 250GB CPU GPU SoC Rune Jensen, Microsoft Bob Drehmel, IBM Hot Chips 22 8/23/2010 Xbox 360 250GB System CPU GPU SoC Module • CPU GPU Die • High Performance CPU & GPU • GDDR3 Memory Interface • Video Output • PCIe • Embedded DRAM Die Custom South Bridge • IO Connectivity • System Management Custom Video Display Controller Optical Disk Drive Flash and IO Connectivity 250GB HDD Wireless 802.11N Integration 2 CPU, GPU Process Migrations CPU 90nm, 2005 65nm, 2007 GPU 45nm, 2010 90nm, 2005 65nm, 2008 3 Motivation for Integrated CPU GPU SoC Cost and Power Savings • Front Side Bus Removal • Single Package • IBM 45nm SOI Technology 35x35mm Package, Simplified Console Design 1156 Balls • Motherboard Footprint • Power Delivery • Thermal Design • Single Heatsink + Fan Integrated CPU GPU Embedded DRAM 4 CPU GPU SoC: Features & Block Diagram CPU • Three 3.2 GHz PowerPC® cores • Shared 1MB L2 cache • Per Core: • Dual Thread Execution • 32K L1 I-cache, 32K L1 D-cache • 2-issue per cycle • Branch, Integer, Load/Store Units • VMX128 Units enhanced for games GPU • 48 parallel unified shaders • 24 billion shader instructions per second • 4 billion pixels/sec pixel fill rate • 500 million triangles/sec geometry rate • High Speed IO interface to 10 MB EDRAM Compatibility • Functional and Performance equivalent to prior Xbox 360 GPU/CPU • FSB Latency and BW match prior FSB 5 Technology Chip Statistics • 372M transistors • 45nm SOI, Ultra-low k dielectric CPU Core CPU Core • 10 levels of metal • 153 array types, ~1000 instances • 1.8 million
    [Show full text]
  • RZ/A1H Group Graphics Library "RGA" Introduction This Application Note Describes the Graphics Library RGA (Renesas Graphics Architecture) of RZ/A1H
    Application Note RZ/A1H Group Graphics Library "RGA" Introduction This application note describes the Graphics Library RGA (Renesas Graphics Architecture) of RZ/A1H. The following lists features of the RGA. Allows high-speed drawing using the hardware acceleration. The API created based on the W3C standard HTML Canvas 2D Context achieves easy learning. In addition, the RGA provides C++API that is operable as an interface that is backward compatible with HTML Canvas 2D Context. The memory area provided by the application is available as a drawing destination or for input images. Allows drawing of translucent images and translucent drawing using an alpha mask. The RGA provides a conversion tool that can access image files as global variables. (This conversion tool operates on the host PC.) Target Device RZ/A1H Group RZ/A1M Group RZ/A1L Group When applying the sample program covered in this application note to another microcomputer, modify the program according to the specifications for the target microcomputer and conduct an extensive evaluation of the modified program. Restrictions This library is not compatible with the vector graphics supported by Renesas Graphics Processor for OpenVG™ (R-GPVG2). The hardware acceleration is used only for a part of drawing (Table 1-2), (6.11.1). RZ/A1L does not use hardware acceleration. And it cannot use a part of drawing. (Table 1-3) This library cannot be used in multiple threads. Use the RGA in a single thread. R01AN2162EJ0401 Rev.4.01 Page 1 of 144 Jan.27.21 RZ/A1H Group Graphics Library RGA Contents Graphics Library "RGA" .................................................................................................................
    [Show full text]
  • Renesas Microprocessor RZ Family
    RZ FAMILY Renesas Microprocessor www.renesas.com 2017.07 01-02 THE NEXT-GENERATION PROCESSOR TO MEET THE NEEDS OF THE SMART SOCIETY HAS ARRIVED. The utilization of intelligent technology is advancing in all aspects of our lives, including electric household appliances, industrial equipment, building management, power grids, and transportation. The cloud-connected “smart society” is coming ever closer to realization. Microcontrollers are now expected to provide powerful capabilities not available previously, such as high-performance and energy-efficient control combined with interoperation with IT networks, support for human-machine interfaces, and more. To meet the demands of this new age, Renesas has drawn on its unmatched expertise in microcontrollers to create the new RZ family of embedded processors. The lineup of these “next-generation processors that are as easy to use as conventional microcontrollers” spans four product series to meet different customer requirements. The Zenith of the Renesas micro As embedded processors to help build the next generation of advanced products, the RZ family offers features not available elsewhere and brings new value achine In M te to customer applications. n r a f a m c u e H ¢ RZ Family Roadmap RZ/G1H Cortex®-A15x4 (1.4GHz) Cortex®-A7x4(780MHz) G6400, H.264 32bit×2ch DDR3-1600 RZ/G1M Cortex®-A15x2 (1.5GHz) RZ/G-next SGX544MP2, H.264 (T.B.D) 32bit×2ch DDR3L-1600 RZ/G1N Cortex®-A15x2 (1.5GHz) ntr wo SGX544MP2, H.264 Co ol Net rk 32bit×1ch DDR3L-1600 RZ/G series 3D Graphics RZ/G1E RZ/G1C Cortex®-A7x2 (1.0GHz) Cortex®-A7x2 (1.0GHz) HMI MPU SGX540, H.264 SGX531, H.264 32bit×1ch DDR3-1333 32bit×1ch DDR3-1000 RZ/A1H RZ/A-next Cortex®-A9(400MHz) RZ/A1LU Cortex®-A9(400MHz) 10MB, WXGA, 2D RZ/A1M 3MB, XGA, JPEG RZ/A series Cortex®-A9(400MHz) for HMI Apps.
    [Show full text]
  • PC Hardware Contents
    PC Hardware Contents 1 Computer hardware 1 1.1 Von Neumann architecture ...................................... 1 1.2 Sales .................................................. 1 1.3 Different systems ........................................... 2 1.3.1 Personal computer ...................................... 2 1.3.2 Mainframe computer ..................................... 3 1.3.3 Departmental computing ................................... 4 1.3.4 Supercomputer ........................................ 4 1.4 See also ................................................ 4 1.5 References ............................................... 4 1.6 External links ............................................. 4 2 Central processing unit 5 2.1 History ................................................. 5 2.1.1 Transistor and integrated circuit CPUs ............................ 6 2.1.2 Microprocessors ....................................... 7 2.2 Operation ............................................... 8 2.2.1 Fetch ............................................. 8 2.2.2 Decode ............................................ 8 2.2.3 Execute ............................................ 9 2.3 Design and implementation ...................................... 9 2.3.1 Control unit .......................................... 9 2.3.2 Arithmetic logic unit ..................................... 9 2.3.3 Integer range ......................................... 10 2.3.4 Clock rate ........................................... 10 2.3.5 Parallelism .........................................
    [Show full text]
  • Datasheet (1993)
    D A'U 5-11 E E T WD90C33 High Performance VGA Controller ~ WESTERN DIGITAL Copyright © 1993 Western Digital Corporation All Rights Reserved Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corpora­ tion reserves the right to change specHications at any time without notice. Western Digital, AutoSwitch, and Paradise are registered trademarks and CacheFlow, Caviar, FIT Lab, Hyperseek, Interarchitecture, PinScan, Piranha, SAM, Tidbit, and TrueShade are trademarks of Western Digital Corporation. Other marks may be mentioned herein that belong to other Companies. Western Digital Corporation Western Digital Plaza, 8105 Irvine Center Drive, Irvine, CA 92718 For Service and Literature, call: (714) 932-4900 WD90C33 TABLE OF CONTENTS Section Title Page 1.0 INTRODUCTION ......................•.........................•..... 1 1. 1 General Description .. • . .• 1 1. 2 Features • . • . • . .. 1 1. 3 Document Scope .... • . • . .. 2 2.0 WD90C33 ARCHITECTURE ...........•.•............................... 3 3.0 WD9OC33 INTERFACES .••..............••..•..............•.•.•....... 4 3. 1 Introduction .•....................•............................ 4 3. 2 CPU (Host) And BIOS ROM Interface •.............................. 5 3. 3 Local Bus Video Subsystem Interface . • . .. 7 3.4 AT Compatible Bus Subsystem ....•............................... 8 3. 5 AT Compatible Interface (16-bits) and 8-bit BIOS ...................... 9 3.6 AT Compatible Interface (16-bits) and 16-bit BIOS ... " ............... 10 3. 7 DRAM Interface ................•.•............................ 11 3. 8 Two or Four 64K by 16 DRAM Interface ...........................
    [Show full text]
  • Learn Computer Pre-Tech
    Learn Computer Pre-Tech Copyright 2008 by C. M. Vining Pre-Tech v1.1 Page 1 of 96 Table of Contents Introduction to Computer Pre-Tech........................4 The BIOS Chip and BIOS Recovery................42 Acronyms................................................................5 The BIOS business...........................................43 Curriculum Outline Computer Pre-Tech.................6 CMOS...............................................................43 Rules for Fighting Fires..........................................9 ROM BIOS......................................................43 How to Operate an Extinguisher......................10 POST (Power On Self Test).............................44 The Fire Triangle..............................................11 Undocumented FDISK:....................................44 Classes of Fires.................................................12 FDISK /MBR...................................................44 Computer Equipment Recycling...........................13 Boot Sequence:.................................................44 A+ Exams..............................................................14 Bus Structure.........................................................46 Exam details.....................................................14 First generation.................................................46 Identifying hardware components....................14 Second generation............................................46 Identifying Operating Systems.........................15 Third generation...............................................46
    [Show full text]
  • Intel740™ Graphics Accelerator
    Intel740™ Graphics Accelerator Software Developer’s Manual September 1998 Order Number: 290617-003 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. The Intel740 graphics accelerator may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available upon request. I2C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel. Implementations of the I2C bus/protocol or the SMBus bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from: http://www.intel.com or call 1-800-548-4725 Copyright © Intel Corporation, 1997-1998 *Third-party brands and names are the property of their respective owners.
    [Show full text]
  • RZ/A1H Group QE for Video Display Controller 5 Sample Program
    APPLICATION NOTE RZ/A1H Group R01AN3430EJ0100 Rev.1.00 QE for Video Display Controller 5 Sample Program Oct 17, 2016 Summary This application note describes a sample application for Video Display Controller 5 (VDC5), which interoperates with QE for Video Display Controller 5, a plugin for the e2 studio integrated development environment with support for Renesas microcontrollers. QE for Video Display Controller 5 is a tool that provides a graphical interface for display control to support the development of embedded systems incorporating display devices. Target Device RZ/AH Group Contents 1. Overview ......................................................................................................................... 3 2. Operation Confirmation Conditions .............................................................................. 4 3. Hardware ......................................................................................................................... 5 3.1 Hardware Configuration ............................................................................................................. 5 4. Software .......................................................................................................................... 6 4.1 Operation Overview .................................................................................................................... 6 4.2 Sample Software Details ............................................................................................................ 7 4.3 Memory Map ...............................................................................................................................
    [Show full text]