DOCSLIB.ORG

Summary ·Report Fiscal Year 1960

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Summary ·Report Fiscal Year 1960 01\D 1--i, HYDRAULICS BRANCH OFFICIAL FILE COPY r DfflCf ,. FILE COPY HY DR AU LI C LAB ORA TORY iIIEN BORROWED RETURN PROMPT] SUMMARY ·REPORT FISCAL YEAR 1960 BUREAU OF RECLAMATION ENGINEERING LABORATORIES DENVER, COLORADO ~ \ a. a.c:::::c "W ci'f'il qSDffl"ll, puttoulu']J in tbe put, ba•• beea 'ff1l'¥ mch bPCJncm.t, u, 4-l.bg vi.th ~'t t.v.np wl.uaa,, J.t , tor a:aaple., the •veN&• n.ov ot & •tnul, or u ·~ .V.tic prea,un. It u ~ l.au.ty that w.,.. a1J11 &'IIU'e of tu t.ot that w hav. loc&l · .. QJtUHc1 Ill yeq 1arp tiacrete .~ Yel.oci:tl•, · pwbapa tl:\\C1. :ttug vlll.~itiea, ldu@ 4aace." ta) "'le•earo.b 18 tbe ,-.rob. tc;r the 'buS.c ftt.ou ......r&l nationehf.pe neea,aa tor th.. • (c1Yil ~) uccapl1abanta. lt 1a tM Wllllilinat ilr,porlaae. to th• protuei an4 to ,octety that 'U:da tuHt for UlpX'O'fe ... Milt be &e'tiY-1.y P1,U'Sued .. -b7 labon\t.oq ~'i.t 'bJ ;pG.Cll- lllid•S*PJ:r ...i,.1a, bJ o. ffff.U (of t'Q.U••CIIJ.Jt •1•tae, Ul4 'b7 wb&wwr otbAIJ' ..._ an appropriate." 'b) I ' !!I!. t ID.~\ICtlon. • 4t • f I *' :e • ii . 1li' ._ ._ • 41 llt· .. ~ ~ ott J "f .l U Btu41a fol> ~u f.ro..3nt.1. • • • • • • • • • • • • • 3 U! Coopmltion ri Out.tfAa A81Nia• .. ,. • • • • • • • • l.3 ff Aa•tat4N:loe to JOl"e1.&Jl · a. .. .. 1, 'f .,...ul.1 ~tolf' in.....1-s.,.~1~.. • • • • • • • • • 18 ~- ·' !) ~ la¥a"9ltlou~ ....... .. 19 .) V&tff .... t • • • • • • • • • • • ,. * • • • •..) ~'llOA • • if. • • • • • • .. • • • • • • • • Al& ) ~~14a:tq ••• ., .......... ,:t llM~U a...ftb ...... Cell. ~t 6o •1t P.rop:,N4 ~ wt:th ,on1.p c~ • . 61 I ........ C001141nt.t.ioa vlth ff'A. • • • • .. ~ b . ~. to, l.961. C1"11 ~ a.....-. c.o.,~•••••••• •· • * .......... 79 uo ... o..n.1 U.tlflcatlon • • • • • • uo 1. a,..:a..1 ~t:,t,tu~t.- ., • • ,, .. • .. • • .. • .. • • • • U9 1,. ........_... :la tHluddl Oi-aaoiatto , lilllatNUoaa. • • • • • • • • • " • , • • • U9 1. ~=-=-=-=u..~u:-~=·.. 1t1 ~"'°°· .. ~ "" . .. .. lit J. SpMlal. ..._... ai34 Ml1o:at.1otta • • • • • • • 16· "· llo&tl lhO, • • .. .. • • .. .. • • • • • .. • .. 116 fl.me ut. Cot't l>bU'llNtion "7 Cl.U•tft•\iat:I Of VOl'k............,. m neo • .. • • .. .• • • .. * "' .. • • • 13' 1)1 l,S l X • • • •~ P. a1,_..., Jr., reoeiv a ••nor pertonuaee aw.rd ill NCOP1t1on ot outttaa4tng accOQ.Uabaata ta hu laboratory ••1...,ta. c. w. TbOllu reo•1...i • -s,ectal ael"'ftce aftl'Cl ill NCOOitl ot hi• ut1'lnioo to Junau :,nat.ip am to the ~ pl'Otuai® t.hroup ~t.1 , ~.w.t.1 _ Mil pu\)Ucat.ior. of b1a p&Jer (ta ~&Cl1ou ASCa) •11-,on h ._.vellltDt ot ~tlon Water." J. W. laU ,-c•i'Yl!d q t.'Nlll'4 1A NCOP!Uon ~ notl.'ble vo:rll: in !qdn\llic rM-.roh. n .... ~ ot the •tart, c. v. , w. P. Siam:,,a, A. J. hterk4, &. J. Carla em T. J. !boat went 1DY1ted throqh letters to the -A9aiatut Ooad.•11.1.JmW &114 Chief Snctneer to p;rept,N and ~•m pa;pen ta epeo1t1o ~c "9MNh 'topics a, nat.iom.1 -l:JM1 to;tv­ r:aatioaal bydnuliea ••tlllp ana COlt.f•:rucu. A reoort. ot l*P'l'*i 4S..oua•1ou an4 publ1ce.ti"M ie found 1a S.ctloa VI ot tht. ftJIO!•t. 'ft1.e autbon htmt· eoatrtbut•d •1pf.f'1CU\tl.7 to their protu11 b7 thie ext7ft.C'Un'1C\ll.&r writing troa wbtcb •c.h credit bas aceruea to \he Jmoeau .. the .... Cid.et -.44t two oOU.S• Conte.et trips vtaitiq •tx uaiventtiN• hlJca WN ... before various t1'Jn of at\tdeat 'bocltN •v.oh •• ASCI at-l1Cleslt. ohaptcrwa, aru•• ••an .u.4 un4el"p&4U&t(t cl.U••· M•t•taaoe vu ftDl1eN4 to '11• lou4 ot C1vil Servle• kudDen la ..Sld»a •P»llcatl tor e-qln.evislg am subpr<)fo•eio-.1 poa:2:t.io.u • ..-. ••• J. Cel.ao qd. ,. P. bpl° CODtiaue4 1tuq of 1\ue:l.aa l.U&'UIP u4 ll&n •t1i&!n.a a i,rottc!encr quite useful 1n ••••••tng t.chn1G&l reports pero written in that l..aJ.lsua&(h c. v. ntoau ~ u•t•tal1t!• to 'l'eoludcal In'tonation ll"e.nch ill uanal.ating t.clmical PJ'emth. <ll.eu L. le1ehl.Q' .. elft'Nd. to the loe.M Gt t>ireeton, Denver llecluaU lapl07ff• Aato0iat.ton • ._ B:rucb Chl•t W&I &ttordt:4 t1M Ol)Ji(WtWlit7 to &t.tem th• Pa-a~ ..........., ten- &no•1... Coafwae•,, October 21•30, 195i at Brook roreat :tu IIIJ4 CMJ.e:t , w IYergrea. !he purpoq ot the coda.nee ... to pYOT1u • oppo!'\Dit.y tor eucutlYU to a\Uq, tr.. t:otm int.rnpttoa ot ~ w.s..., aot1Yit1ea, -U. ~t ot 'broad. perapeet1•• ad tu18bw tn\o .,.ra l ......t. n• 1 1U.t1••· An i•creued 'Q8Ul"n&1J1JIU"8 of JNII t....aa,- ~ o • l.ttd. ot ~ pro'bl... , am tlle 4w~ ot a ir.M• tor ~ akilla 111 ht.Ulllrl relatiou wre addi\loal obJect1YM. Aa • ...,of thtl brd. ot C 1(1.~ to the Xoa Xutitute ot ~c ltutu"Ch, tbe Chief of the ~ulio 1&bon. at'-24d. .. aet1ca of the, loud 111 low. Ci JI ...,. 18, l9'JO• !be ~ ot · • N"e plNl.J' t4'Ylt017, di.Notecl ~ towu'd •\Nlletbab& ot tu l"Ne&Nb ,,,_... uo. the 4ffe1 t. or tan4taa ~..... , • !he ~ . 1#.bon.toq . ~ 11 proJ!OAl, for r.t 1A • broad 1Up Of ~uli 'lht oCNl4 be ~ . 1ll fOl'Wip C trlft vi.th CNl'Nllq cn4l'l DOW' rMtaJ.n.a in t.bolle uf.H laclmtng Wf.&, Mlata:aa, hrMl, laa4, Spit.a, lint l la:¥1&. Aut.ataue .. .,.... tu Llbzv,r •tatt tn Mlecl\111& techtd.c-1 •tuial ~ ~-iato lo1Uah. A • .._~ b ~10 labol'a-,. a'tatt, Al.Yla J. htwka o :t.rl.1Nte4 dbnalltfau, \0 tu ...... or tu NJOrt rNIU'Oh.1 ~ !UJR!! ...*~ .Oh 4'acrillM a.i.auoa N11-.rch;;..i; Pl'Ntllt Ni4 HAve. U•tt baa he • tutlcall7 aooe,wd 1a ..... d. 111:aa. h l&'bon,torJ' bt4 w offloi&l. repra.. '\i.,..., W..an. ,.._._ U4 lb.one at tlMI: lipth MC3 ~ca »tvbt Cod • held 1D 101"\ Colllu, Col , Jul1' 1 ... 3, 19S9• .._1" Ul of t!ta a,,ar.\lU.o 1A •tllff at coatanoe at ....1 oa lNft *W.'WI· 1'he l..uon.to17 ... .S..it-4 'b1 IIIIQ' ot the Ul1DNn rqS.atmld at ~ OOD:t..-.c•• l&bioft.'°"7 vu ~ .., · • li.abth COIICNO• or Xateratioiw. A8 f.a'10l'l tor ~ lealuoh, blN&l, bf C• V • t1111U1 wbo :prweot.d ~ wltta bJ b1•elt u4 B. J. Carla • A PQa' 'bJ , _ w. JaU-. ,.,....1*1 lq Du 14.ute, om of ~ AtatalJAQ ~ &tteat.... uw•. 2IMt ~ tabon't,o;rJ 1-.rt ..a tacuttiu vve called to •olTe u uaoreutasa or ~ . :1.e111 111 • la'bora q a1J4 oa p;roJecta. Ia t.1 'to tll4t nplar ~ t&bol'&to17 re , i&Pffll MIA pubUoatiau '"'114 ~ ,-ear, ftV 1'oo p11111 f Atdl7 ~ vve die ~ .. • · ot 1lhe &tA1Ti tM ot ._ •-.rt ~ • 7e11:1. ,-.. notea an tile ta DlmS... ffle•, u wu • 1a ~ 'Bz'ucll am s.ttom. 3 !he MJar •""41• dact1.btid in thU 1ectlon ure: Mn lutMI Dail Olttl.e, Worira Gla Ca,qaa Dia ~tJ Ilea Jet l'low O&te C&Uldt1 ~ .»ill,.,. QftJl4 Cou1M n.a 111ftr ~ lepe.u ~ ~ tvbiM cau ·n.ttou 0 Jbvwplaat -4 OGtlet ,.., rel.eua P.latq Oora- - Ul1rlr7 01 eu,oa Arehi tVILl Nt.J4el M&Oi& Dlvent. 1-11 Caal C&pt4it7 tmi• AdJuetablA Wein Tut. f COIi ®Di ~, Caohaa Pro.1 t he •tr u 111• ta'ti tl.u14 wn o oa a 1,13.15 •oalA • · let worb intake • de'tendne the au.pe Of 'tmintll ~. C:U'O\\lar am1 ~ lMu.utlh ~­ WN tN I J'1pN 1. C."1\&U PNA'IUV ai•t.a. aall portl o,r the ~ •'tn.DoM U4 ua. comuit.a w... f1."QI stopJ.os •10tt au t.krM ~ op1ntM ahml _ l.J· Le.rge veu ot nia·u · preal\D'ft oo<N1"nd th.a at ~ • •tnac• WC U1' OGtl.t Opeftte4 a1:aal1'" wiat~lti ot eUldMt ~ achw•• ,reuuna ven k'r•loped• t.b.e MC.lltllMt'J' a~ utrewel.1' 4iffloult 1a thfl ftel.4.. A ~ ~ Q 'Wbloll WU a&tlafaotol7 tot' eltur •inal• _. ailtlp1- t Optff.tlon wa &mal.oped. 1ha &"fl flow TitlOCl\7 b • l>.t t ,..t•• CU.. ,,.. II tpa • taor...a to 61 f"R• 1a tlMt ~ t U ffft onatreu fJ"Oll the u1n.llc.t. llllftra• preuw wn iaU.• u the *1\ u1 trm1t1 4WtNul n-o. the • ...•• ~ WN _... • lsJO Mala ~ul.1 llOUl to et f'lQW C • <ti s.a • aa• oh1..r.tr .,u.uaa 1:u1n, 71Ct,t.N 1. Plt'Nnn .........1- u1 4iluu..- ca . lt, teat. amovecl t.bat th• \tplVIIIIII tl"WlttoD, pte OM11N1r1 Q4 1,0p a.al n41al p .._. ~W tba\ fl.ow' in '1le hclnnh OJIAuiu ,,... • u4 MU tiatrf " A. Circular bellmouth entrances P825-0-19126 .,. B. Rectangular bellmouth entrances Figure 1. Twin Buttes Dam outlet works intake structure, 1:23. 25 scale air model studies. Figure 2. Twin Buttes Dam Outlet Works hydraulic model studies, scale 1:30 . • n.tatl.S ~tt 'were obta1De4 1n • ti .'fated charm.el, the ot the...
Load more

Recommended publications
  • CHERI Concentrate: Practical Compressed Capabilities
    1 CHERI Concentrate: Practical Compressed Capabilities Jonathan Woodruff, Alexandre Joannou, Hongyan Xia, Anthony Fox, Robert Norton, Thomas Bauereiss, David Chisnall, Brooks Davis, Khilan Gudka, Nathaniel W. Filardo, A. Theodore Markettos, Michael Roe, Peter G. Neumann, Robert N. M. Watson, Simon W. Moore Abstract—We present CHERI Concentrate, a new fat-pointer compression scheme applied to CHERI, the most developed capability-pointer system at present. Capability fat pointers are a primary candidate to enforce fine-grained and non-bypassable security properties in future computer systems, although increased pointer size can severely affect performance. Thus, several proposals for capability compression have been suggested elsewhere that do not support legacy instruction sets, ignore features critical to the existing software base, and also introduce design inefficiencies to RISC-style processor pipelines. CHERI Concentrate improves on the state-of-the-art region-encoding efficiency, solves important pipeline problems, and eases semantic restrictions of compressed encoding, allowing it to protect a full legacy software stack. We present the first quantitative analysis of compiled capability code, which we use to guide the design of the encoding format. We analyze and extend logic from the open-source CHERI prototype processor design on FPGA to demonstrate encoding efficiency, minimize delay of pointer arithmetic, and eliminate additional load-to-use delay. To verify correctness of our proposed high-performance logic, we present a HOL4 machine-checked proof of the decode and pointer-modify operations. Finally, we measure a 50% to 75% reduction in L2 misses for many compiled C-language benchmarks running under a commodity operating system using compressed 128-bit and 64-bit formats, demonstrating both compatibility with and increased performance over the uncompressed, 256-bit format.
    [Show full text]
  • R00456--FM Getting up to Speed
    GETTING UP TO SPEED THE FUTURE OF SUPERCOMPUTING Susan L. Graham, Marc Snir, and Cynthia A. Patterson, Editors Committee on the Future of Supercomputing Computer Science and Telecommunications Board Division on Engineering and Physical Sciences THE NATIONAL ACADEMIES PRESS Washington, D.C. www.nap.edu THE NATIONAL ACADEMIES PRESS 500 Fifth Street, N.W. Washington, DC 20001 NOTICE: The project that is the subject of this report was approved by the Gov- erning Board of the National Research Council, whose members are drawn from the councils of the National Academy of Sciences, the National Academy of Engi- neering, and the Institute of Medicine. The members of the committee responsible for the report were chosen for their special competences and with regard for ap- propriate balance. Support for this project was provided by the Department of Energy under Spon- sor Award No. DE-AT01-03NA00106. Any opinions, findings, conclusions, or recommendations expressed in this publication are those of the authors and do not necessarily reflect the views of the organizations that provided support for the project. International Standard Book Number 0-309-09502-6 (Book) International Standard Book Number 0-309-54679-6 (PDF) Library of Congress Catalog Card Number 2004118086 Cover designed by Jennifer Bishop. Cover images (clockwise from top right, front to back) 1. Exploding star. Scientific Discovery through Advanced Computing (SciDAC) Center for Supernova Research, U.S. Department of Energy, Office of Science. 2. Hurricane Frances, September 5, 2004, taken by GOES-12 satellite, 1 km visible imagery. U.S. National Oceanographic and Atmospheric Administration. 3. Large-eddy simulation of a Rayleigh-Taylor instability run on the Lawrence Livermore National Laboratory MCR Linux cluster in July 2003.
    [Show full text]
  • Antikernel: a Decentralized Secure Hardware-Software Operating System Architecture
    Antikernel: A Decentralized Secure Hardware-Software Operating System Architecture Andrew Zonenberg1 and B¨ulent Yener2 1 IOActive Inc., Seattle WA 98105, USA, [email protected] 2 Rensselaer Polytechnic Institute, Troy NY 12180, USA, [email protected] Abstract. The \kernel" model has been part of operating system ar- chitecture for decades, but upon closer inspection it clearly violates the principle of least required privilege. The kernel is a single entity which provides many services (memory management, interfacing to drivers, context switching, IPC) having no real relation to each other, and has the ability to observe or tamper with all state of the system. This work presents Antikernel, a novel operating system architecture consisting of both hardware and software components and designed to be fundamen- tally more secure than the state of the art. To make formal verification easier, and improve parallelism, the Antikernel system is highly modular and consists of many independent hardware state machines (one or more of which may be a general-purpose CPU running application or systems software) connected by a packet-switched network-on-chip (NoC). We create and verify an FPGA-based prototype of the system. Keywords: network on chip · system on chip · security · operating sys- tems · hardware accelerators 1 Introduction The Antikernel architecture is intended to be more, yet less, than simply a \ker- nel in hardware". By breaking up functionality and decentralizing as much as possible we aim to create a platform that allows applications to pick and choose the OS features they wish to use, thus reducing their attack surface dramati- cally compared to a conventional OS (and potentially experiencing significant performance gains, as in an exokernel).3 Antikernel is a decentralized architecture with no system calls; all OS func- tionality is accessed through message passing directly to the relevant service.
    [Show full text]
  • Silicon Forest Universe
    15239 Poster 9/16/02 1:03 PM Page 1 AB CDE FGH I JKL M N O P Q R S Pearlsoft COMSAT General Integrated Systems Ashwood Group '85 Qualis Design fka CPU International Nel-Tech Development '98 Qsent '01 Briefsmart.com '00 Relyent TrueDisk Trivium Systems '80 '74 '99 '90 Gearbeat '81 Relational Systems Galois 3DLand Teradyne in 2001 '85 '00 '98 Solution Logic SwiftView Imagenation '89 Metro One IronSpire '84 Smart Mediary Systems Connections 13 Telecommunications WireX GenRad in 1996 '00 CyberOptics E-Core Salu Logiplex '79 MyHealthBank Semiconductor Cotelligent Technologies Fujitsu America Barco Metheus '77 '99 Group Knowledge fka United Data Biotronik Timlick & Associates in 1999 Gadget Labs Adaptive Solutions Wave International Processing Cascade Laser '98 Webridge Axis Clinical Software Mitron Basicon '91 GemStone fka Servio Logic Source Services '83 Integra Telecom Accredo FaxBack Polyserve Metheus Intersolv Babcock & Jenkins Electro '79 Informedics Scientific Sliceware Graphic Software Systems Industries IBM 12 in 1999 Atlas Telecom 1944 Sequent Computer ProSight Credence in 2001 19 ADC Kentrox '78 Oracle '69 Merant Datricon 60s Informix Systems FEI Sage Software fka Polytron MKTX 197 Mikros Nike 0s Etec Systems '63 19 Sentrol in 1995 Intel 80s SEH America Teseda Oregon Graduate Institute Flight Dynamics 1976 '97 1990 Purchasing Solutions Fluence ~ Relcom Vidco Mushroom Resources Cunningham & Cunningham '99 Myteam.com Praegitzer Industries Integrated Measurement Systems Zicon Digital World Lucy.Com Nonbox in 2001 ATEQ 11 Software Access
    [Show full text]
  • Targeting AVX-Enabled Processors Using PGI Compilers and Tools
    Targeting AVX-Enabled Processors Using PGI Compilers and Tools Brent Leback, John Merlin, and Steven Nakamoto, The Portland Group (PGI) ABSTRACT: AMD and Intel are releasing new microprocessors in 2011 with extended AVX support. In this paper we show examples of compiler code generation and new library and tools capabilities which support these new processors. We also discuss performance issues, comparing the new platforms versus previous generations. KEYWORDS: Compiler, Optimization, Micro-architecture The next year, at CUG 2008, we presented a paper 1. Introduction that studied the ratio of data bandwidth to peak floating point performance on x64 processors [3]. That year, the At CUG 2007 co-authors of this paper presented the first quad-core chips were beginning to show up from characteristics and performance of the first and second AMD and Intel. Most importantly, we showed that the generation x64 processors from AMD and Intel [1]. In peak transfer rate to and from memory divided by the particular, these second generation micro-architectures, peak floating point performance had trended dramatically the AMD “Barcelona” and the Intel “Woodcrest”, were downward over the generations of x64 processors, the first to use 128-bit wide data paths and floating point beginning in 2003. Also in 2008, both Intel and AMD units. For the first time on the x86 architecture, announced future chips, and it was feared that the trend vectorization of double-precision codes could enable a 2x would continue. In May of 2008, we expected these new speedup over non-vectorized, a.k.a. scalar, codes. chips to show up in roughly 12 to 18 months, before the Vectorization [2] for x64 processors is used to end of 2009.
    [Show full text]
  • Steve Tolopka – the Beat Goes
    Steve Tolopka – The Beat Goes On! Editor’s Note: Steve told and wrote his own story showing not only a great transition from engineering to retirement, but a great talent as a writer! Former Senior Principal Engineer Steve Tolopka retired from Intel Labs at the end of 2010 after nearly three decades with the company. He can’t figure out why on earth people ask him “Are you enjoying retirement?” Steve joined Intel in 1981 as a systems software engineer with a Ph.D. in Computer Science from Purdue University, becoming chief architect of the Intel 80960XA processor’s capability-oriented, fault- tolerant, distributed operating system and earning an individual Intel Achievement Award. In 1988 he became part of the team that formed BiiN, Intel’s joint venture with Siemens AG, to further develop and market 80960XA-based systems. Steve’s first lesson that “great technology isn’t enough for great products” hit home when BiiN was dissolved just fifteen months later. After rejoining the “Intel mothership” as part of the group that over time became Intel Labs, Steve worked as a manager and individual contributor at various points of his career. His professional Ready to take the field at the Northwest background at Intel Labs includes Computer Association for the Performing Arts Supported Collaboration, videoconferencing Marching Band Championship technology, networking technologies including the WinSock 2 specification, usage models and technology enablers for the Digital Home, and improved PC manageability, where he landed a second Intel Achievement Award as part of the team that created the Wired for Management Baseline Specification.
    [Show full text]
  • A Brief History of Intel CPU Microarchitectures
    All the contents in this presentation come from the public Internet, belong to their respective owners. This work is licensed under the Creative Commons Attribution-ShareAlike 3.0 Unported License. A Brief History of Intel CPU Microarchitectures Xiao-Feng Li [email protected] 2013-02-10 Notes • The materials are only for my personal use. – Not representing Intel opinions – Not a complete list of Intel microprocessors – Not specifications of Intel microprocessors Brief history of Intel CPU uArch - 2013/02/10 2 [email protected] Intel Pre-Processor Devices • Intel founded in 1968 • Intel 3101, 1969 – Intel first product – World first solid state memory device – 16 x 4-bit SRAM • Intel 1103, 1970 – World first DRAM product, 1K-bit PMOS – Used in HP 9800 series computers – By 1972, world bestselling memory chip, defeating magnetic memory Brief history of Intel CPU uArch - 2013/02/10 3 [email protected] Moore’s Law • Moore, Gordon E. (1965). "Cramming more components onto integrated circuits" (PDF). Electronics Magazine. pp. 4. – “The complexity for minimum component costs has increased at a rate of roughly a factor of two per year.” – Moore refined it to “every two years” in 1975 – Also quoted as “every 18 months” by David House, (referring to performance) – Most popular formulation: #transistors/IC • Carver Mead coined it as Moore's law around 1970 – “Tall & Thin engineers” • Ultimate limit of Moore’s Law – No one knows – How to use the capability? Resource limit? Brief history of Intel CPU uArch - 2013/02/10 4 [email protected]
    [Show full text]
  • Embedded Processors, Part One January 11, 2002 By: Jim Turley
    ExtremeTech - Print Article http://www.extremetech.com/print_article/0,3998,a=21014,00.asp Embedded Processors, Part One January 11, 2002 By: Jim Turley Intel's Pentium has almost 0% market share. Zip. Zilch. Yup, Pentium is a statistically insignificant chip with tiny sales. Surprised? Try this: all life on earth is really just insects. Statistically speaking, that's the deal. There are more different species of insects than of all other forms of life put together - by a lot. If you round off the fractions, there are no trees, no bacteria, no fish, viruses, mollusks, birds, plants or mammals of any kind. If you need help feeling humble, mammals make up just 0.03% of the total number of species on the planet. Everything you know is wrong. Even about microprocessor chips. What's this got to do with extreme processor technology? The comparison between Pentium and paramecia is a pretty close one. Ask a friend what's the most popular microprocessor chip in the world. Chances are they'll answer "Pentium." The newspapers constantly shout Intel's 92% market share, or some such number. Clearly, the Pentium is the overwhelmingly dominant species and all other chips are struggling for that last 8%, right? Sorry, but thank you for playing. The fact is, Pentium accounts for only about 2% of the microprocessors sold around the world. Pentium is to microprocessors what viruses are to life on earth. No, that's too generous. Pentium volume ranks a little below viruses but a little above mollusks (i.e., snails) on the microprocessor food chain.
    [Show full text]
  • Portland Daily Press: November 16,1888
    ESTABLISHED JUNE 23, 1862--V0L. 27. PORTLAND, MAINE, FRIDAY MORNING, NOVEMBER 16, 1888. PRICE THREE CENTS. DPECIU, NOTICES. WmCilitAKKIHig. MR. BLAINE IN THE NEXT CABINET. Interests combined is about 47 per cent.; OUR NEW REPRESENTATIVE IN ENGLAND hundred is ridiculous. There can be no more POWDERLY LOOKS FORWARD WITH HOPE very unceremonious and ungraceful appear- CHARGEO UPON BY MOUNTED POLICE that the manufacturing interests alone are recounts by ballot In New York city. Under ance through the parlor ceiling. She was in protected to the amount of 55 per cent., the law, the ballots there are already de- the attic, which Is unfinished, and stumbling, while the average on agricultural products Plush Garments Steamed Milliken Tells He The Marriage of Miss Endicott to stroyed. All that remains of the official After the Most Discouraging Year In one foot went down between the floor beams, Str.klng Brooklyn Horae Car Men Whole.'! Congressman Why is only about 20 per cent. This NO RIPPING inequality count is the the canvassers breaking down the celling. Four la- REQUIRED. Should Be has existed altogether too and al- Mr. Joseph Chamberlain. compilation by His Experience. young Resist the Officers. There, long, at next Tuesday. That consists dies were in the parlor below. They were our instructors inform us Albany though political of a verification of the tables returned somewhat surprised by the breaking of the that the "home market” which manufac- simply to the canvassers irom their districts. These of laths, the falling of plastering, and the intro- FOSTER’S FOREST CITY DYE HOUSE, And the New York Press that turing industries give to agriculture should A Ceremeny Witnessed The Annual Report of the Leader Volleys of Stones Thrown Against Reports Quiet by canvassers have no ballots to count; their duction of a woman's limb, which protruded atone in a great measure for this No.
    [Show full text]
  • Cisco IOS Bridging Command Reference November 2011
    Cisco IOS Bridging Command Reference November 2011 Americas Headquarters Cisco Systems, Inc. 170 West Tasman Drive San Jose, CA 95134-1706 USA http://www.cisco.com Tel: 408 526-4000 800 553-NETS (6387) Fax: 408 527-0883 THE SPECIFICATIONS AND INFORMATION REGARDING THE PRODUCTS IN THIS MANUAL ARE SUBJECT TO CHANGE WITHOUT NOTICE. ALL STATEMENTS, INFORMATION, AND RECOMMENDATIONS IN THIS MANUAL ARE BELIEVED TO BE ACCURATE BUT ARE PRESENTED WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED. USERS MUST TAKE FULL RESPONSIBILITY FOR THEIR APPLICATION OF ANY PRODUCTS. THE SOFTWARE LICENSE AND LIMITED WARRANTY FOR THE ACCOMPANYING PRODUCT ARE SET FORTH IN THE INFORMATION PACKET THAT SHIPPED WITH THE PRODUCT AND ARE INCORPORATED HEREIN BY THIS REFERENCE. IF YOU ARE UNABLE TO LOCATE THE SOFTWARE LICENSE OR LIMITED WARRANTY, CONTACT YOUR CISCO REPRESENTATIVE FOR A COPY. The Cisco implementation of TCP header compression is an adaptation of a program developed by the University of California, Berkeley (UCB) as part of UCB’s public domain version of the UNIX operating system. All rights reserved. Copyright © 1981, Regents of the University of California. NOTWITHSTANDING ANY OTHER WARRANTY HEREIN, ALL DOCUMENT FILES AND SOFTWARE OF THESE SUPPLIERS ARE PROVIDED “AS IS” WITH ALL FAULTS. CISCO AND THE ABOVE-NAMED SUPPLIERS DISCLAIM ALL WARRANTIES, EXPRESSED OR IMPLIED, INCLUDING, WITHOUT LIMITATION, THOSE OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT OR ARISING FROM A COURSE OF DEALING, USAGE, OR TRADE PRACTICE. IN NO EVENT SHALL CISCO OR ITS SUPPLIERS BE LIABLE FOR ANY INDIRECT, SPECIAL, CONSEQUENTIAL, OR INCIDENTAL DAMAGES, INCLUDING, WITHOUT LIMITATION, LOST PROFITS OR LOSS OR DAMAGE TO DATA ARISING OUT OF THE USE OR INABILITY TO USE THIS MANUAL, EVEN IF CISCO OR ITS SUPPLIERS HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
    [Show full text]
  • Biintm SYSTEMS OVERVIEW TM
    BiiNTM SYSTEMS OVERVIEW TM BiiNTM SYSTEMS OVERVIEW Order Code: 6AN9000-1AJOO-OBA2 LIMITED DISTRIBUTION MANUAL This manual Is for customers who receive preliminary ver­ sions of this product. It may contain material subject to change. BIINTM 2111 NE 25th Ave. Hillsboro, OR 97124 © 1988, BiiNTM PRELIMINARY REV. REVISION HISTORY DATE -001 Preliminary Edition 7/88 BiiNTM MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MANUAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF :MERCHANTABll..ITY AND FITNESS FOR A PARTICULAR PURPOSE. BiiNN assumes no responsibility for any errors that may appear in this documenL B~ makes no commitment to update nor to keep current the infonnation contained in this documenL No part of this document may be copied or reproduced in any fonn or by any means without written consent of BiiNN. BiiNN retains the right to make changes to these specifications at any time, without notice. The following are trademarks of BiiNTlI: BiiN, BiiN/OS, BiiN/UX, BiiN Series 20, BiiN Series 40. BiiN Series 60, BiiN Series SO. Apple and MacTenninal are trademarks of Apple Computer. Inc. UNIX is a trademark of AT&T Bell Laboratories. Torx is a trademark of Camcar Screw and Mfg. Ada is a certification mark of the Department of Defense, Ada Joint Program Office. DEC, VT100, and VAX are trademarks of Digital Equipment Corporation. Smartmodem is a trademark of Hayes Corporation. mM is a trademark of Intemational Business Machines, Inc. MULTm US is a registered trademark of Intel Corporation. Macintosh is a trademark of McIntosh Laboratory, Inc. Microsoft is a registered trademark of Microsoft Corporation.
    [Show full text]
  • Analyzing Computer Security
    Analyzing ­Computer ­Security This page intentionally left blank AnAlyzing Computer SeCurity A ThreAT / VulnerAbiliTy / CounTermeAsure Approach Charles P. Pfleeger Shari Lawrence Pfleeger Pfleeger Consulting Group Dartmouth College Upper Saddle River, NJ • Boston • Indianapolis • San Francisco New York • Toronto • Montreal • London • Munich • Paris • Madrid Capetown • Sydney • Tokyo • Singapore • Mexico City Many of the designations used by manufacturers and sellers to distinguish their products are Publisher claimed as trademarks. Where those designations appear in this book, and the publisher was Paul Boger aware of a trademark claim, the designations have been printed with initial capital letters or Acquisitions Editor in all capitals. Bernard Goodwin The authors and publisher have taken care in the preparation of this book, but make no Managing Editor expressed or implied warranty of any kind and assume no responsibility for errors or John Fuller omissions. No liability is assumed for incidental or consequential damages in connection Full-Service Production with or arising out of the use of the information or programs contained herein. Manager The publisher offers excellent discounts on this book when ordered in quantity for bulk Julie B. Nahil purchases or special sales, which may include electronic versions and/or custom covers and Project Manager content particular to your business, training goals, marketing focus, and branding interests. LaurelTech For more information, please contact: Copy Editor U.S. Corporate and Government Sales Mary Lou Nohr (800) 382-3419 Proofreader [email protected] LaurelTech For sales outside the United States, please contact: Editorial Assistant Michelle Housley International Sales [email protected] Cover Designer Chuti Prasertsith Visit us on the Web: informit.com Compositor Library of Congress Cataloging-in-Publication Data LaurelTech Pfleeger, Charles P., 1948– Analyzing computer security : a threat/vulnerability/countermeasure approach / Charles P.
    [Show full text]