DOCSLIB.ORG

IN3160 FPGA Circuit Technologies and Configuration Outline

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
IN3160 FPGA Circuit Technologies and Configuration Outline IN3160 FPGA circuit technologies and configuration Outline • Circuit technologies • FPGA configuration • Case study: Mars Rover IN3160 Circuit technologies and FPGA configuration 2 The difference between a microprocessor and programmable logic • A micro processor is programmed with instructions (which are stored in RAM/ROM) • A programmable logic circuit is programmed by a circuit description • A programmable circuit consist of configurable blocks of logic and configurable connections between these block IN3160 Circuit technologies and FPGA configuration 3 FPGA IN3160 Circuit technologies and FPGA configuration 4 Circuit technologies E2PROM / Feature SRAM Antifuse FLASH One or more One or more Technology node State-of-the-art generations behind generations behind Yes Yes (in-system Reprogrammable No (in system) or offline) Reprogramming 3x slower speed (inc. Fast ---- than SRAM erasing) Volatile (must No be programmed Yes No (but can be if required) on power-up) Requires external Yes No No configuration file Good for Yes Yes No prototyping (very good) (reasonable) Instant-on No Yes Yes Acceptable IP Security (especially when using Very Good Very Good bitstream encryption) Size of Large Medium-small Very small configuration cell (six transistors) (two transistors) Power Medium Low Medium consumption Rad Hard No Yes Not really IN3160 Circuit technologies and FPGA configuration 5 SRAM-based FPGAs • Working principle: – SRAM memory inside the FPGA saves the configuration • Advantages: – Can be programmed an unlimited number of times – Space for a lot of logic – Can easily change the functionality of the system – Does not need a special programmer or process • Disadvantages: – Takes a lot of space (SRAM-cell with 5 transistors) – Volatile memory (configuration has to be saved externally) – Relatively high power usage • We use SRAM-based FPGAs from Xilinx, which has SRAM-based FPGAs with the Artix, Kintex, Virtex and Zynq families. Intel (Altera) has similar FPGAs in their FPGA families. IN3160 Circuit technologies and FPGA configuration 6 Antifuse Logic 1 Unprogrammed antifuses a Pull-up resistors NOT & y = 1 (N/A) b AND Logic 1 Programmed antifuses NOT a Pull-up resistors NOT & y = !a & b b AND NOT IN3160 Circuit technologies and FPGA configuration 7 Antifuse Amorphous silicon column Polysilicon via Metal Oxide Metal Substrate (a) Before programming (b) After programming Logic 1 Programmed antifuses a Pull-up resistors NOT & y = !a & b b AND NOT IN3160 Circuit technologies and FPGA configuration 8 Antifuse • Working principle: – Configuration is saved in the FPGA by making shorts using high voltage • Advantages – Low impedance when fuse is “on” (small delay) – Low power usage – Compact technology (low space requirements) – Extra robust technology (high radiation resistance) • Disadvantages – Has to be programmed with dedicated programmer – High programming voltage and power – Permanent programming (one-time programming) IN3160 Circuit technologies and FPGA configuration 9 Logic block complexity in FPGA • Fine grained: – The blocks can be fully Programmable utilized in the design, interconnect but requires large Programmable routing resources logic blocks • Coarse grained: – A block can implement any arbitrary function (LUT), but the resources can often not be fully exploited IN3160 Circuit technologies and FPGA configuration 10 Coarse grained logic block • The complexity of the coarse grained logic block increases with technological progress • Example of a traditional coarse grained logic block: – Four 4-input LUT for combinatorial logic – Four multiplexers – 4 D-flip flops – Carry logic for efficient arithmetic (+ and -) IN3160 Circuit technologies and FPGA configuration 11 Example implementation in coarse grained logic block • Implementation of the function y = (a AND b) OR c MUX-based AND a & OR b | y c y = (a & b) | c LUT-based Required function Truth table 0 0 MUX AND a b c y b 1 0 MUX a OR 0 0 0 0 a y & 1 b 0 0 1 1 1 0 MUX | y c 0 1 0 0 x 1 0 1 1 1 0 y = (a & b) | c 1 0 0 0 MUX 1 0 1 1 0 0 1 1 0 1 1 1 1 1 1 1 c IN3160 Circuit technologies and FPGA configuration 12 Typical LUT implementation Transmission gate 11 (active low) 0 0 Transmission gate (active high) 11 SRAM 11 y cells 11 00 11 11 c b a IN3160 Circuit technologies and FPGA configuration 13 Typical LUT implementation cont. Transmission gate 11 (active low) 0 0 Transmission gate (active high) 11 SRAM 11 y=1 cells 11 00 11 11 c=0 b=0 a=1 IN3160 Circuit technologies and FPGA configuration 14 Different uses of LUTs 16-bit SR 16 x 1 RAM 4-input LUT IN3160 Circuit technologies and FPGA configuration 15 FPGA LUTs Normal FPGA LUT in Shift LUT Register Mode A A D d d 0 a r B t e 1 a s C s 0 1 1 0 1 0 1 F 1 C l F(A,B,C) o 0 0 c k Address D 1 a t a C 0 l o c 1 k 0 A B C (Shift Register Length) IN3160 Circuit technologies and FPGA configuration 16 Xilinx terminology Configurable logic block (CLB) Slice Slice CLB CLB Logic cell Logic cell Logic cell Logic cell Slice Slice 16-bit SR Logic CLB CLB Logic cell Logic cell 16x1 RAM Logic cell Logic cell a 4-input Cell LUT b y c mux d flip-flop q e clock clock enable set/reset IN3160 Circuit technologies and FPGA configuration 17 Additional functions in modern FPGAs • Clock management and distribution • Carry chains for fast arithmetic (+ and -) • RAM blocks (in addition to distributed RAM with LUTs or through external memory interfaces) • Function blocks (multipliers, DSP functions like multiply & accumulate, Ethernet MAC, PCI-E, etc.) • Processor cores (ARM, RISC-V, MicroBlaze or other types) • High speed serial transceivers • This is in addition to LUTs and registers which should be utilized as efficiently as possible! IN3160 Circuit technologies and FPGA configuration 18 RAM blocks (Block RAM / BRAM) Columns of embedded RAM blocks Arrays of programmable logic blocks IN3160 Circuit technologies and FPGA configuration 19 Function blocks RAM blocks Multipliers Logic blocks IN3160 Circuit technologies and FPGA configuration 20 Multiply-and-accumulate (MAC) Multiplier Adder Accumulator A[n:0] xx B[n:0] ++ Y[(2n - 1):0] MAC IN3160 Circuit technologies and FPGA configuration 21 DSPs (DSP48E1) • Contains functionality for different arithmetic functions: – 25*18 two’s-complement multiplier – 48-bit accumulator – 25-bit pre-adder – Dual 24-bit add/ subtract/accumulate – Pattern detector – Pipelining and cascading buses IN3160 Circuit technologies and FPGA configuration 22 Processor cores • Processor cores can be integrated with the FPGA logic • Many designs require a processor, and adding it to the FPGA can remove the need for an external CPU • Two different types – Soft core • Programmable logic is used in the FPGA to implement a simple microprocessor that interacts directly with the rest of the FPGA • Examples are Xilinx MicroBlaze, Intel (Altera) Nios II and RISC-V – Hard core • The processor is implemented on the silicon with the FPGA chip at production • High speed interfaces are used between the CPU and the FPGA fabric • Xilinx Zynq 7000 family have a dual core ARM Cortex-A9 (up to 1.0 GHz) • Xilinx Zync Ultrascale+ family have a quad core ARM Cortex-A53 (up to 1.5GHz), dual core ARM Cortex-R5 (up to 600MHz) and a Mali-400 MP2 graphic processor IN3160 Circuit technologies and FPGA configuration 23 Clock generation and distribution • Global clock trees distribute clock signals to synchronous elements across the device – Ensures that the edges of the clock signal arrives at almost the same time across the device (setup/hold time) • A global clock is often generated externally, and an internal clock manager generates a number of derived clocks Clock signal from outside world Daughter clocks Clock used to drive internal clock trees Manager or output pins etc. Special clock pin and pad IN3160 Circuit technologies and FPGA configuration 24 Configuration of the FPGA Programmable interconnect Programmable logic blocks Configuration bit string 0100010111010110001010010011101 IN3160 Circuit technologies and FPGA configuration 25 What do you need to configure? a b 4-input y c LUT mux d flip-flop q e clock Inputs Type of edge triggering, 16 bit function initial value etc. IN3160 Circuit technologies and FPGA configuration 26 Xilinx Vivado example with two input LUT (i.e. LUT2) IN3160 Circuit technologies and FPGA configuration 28 Xilinx Vivado example with four input LUT (i.e. LUT4) IN3160 Circuit technologies and FPGA configuration 29 Configuration methods • Configuration methods – Serial load with FPGA as master – Serial load with FPGA as slave – Parallel load with FPGA as master – Parallel load with FPGA as slave • JTAG can also be used IN3160 Circuit technologies and FPGA configuration 30 Serial download Configuration data in Configuration data out = I/O pin/pad = SRAM cell IN3160 Circuit technologies and FPGA configuration 31 Serial download with FPGA as master Reset + clock from FPGA Control FPGA y e r c o i Configuration data in v m Cdata In e e D M Cdata Out Configuration data out IN3160 Circuit technologies and FPGA configuration 32 Daisy chaining FPGAs Control FPGA FPGA y e r c o i v m Cdata In Cdata In e e D M Cdata Out Cdata Out etc. IN3160 Circuit technologies and FPGA configuration 33 Parallel download with FPGA as master as download Parallel with FPGA IN3160 Memory Device Configuration data [7:0] Address Control Circuit technologies configuration and FPGA Cdata In[7:0] FPGA 34 Parallel download with FPGA as slave as download Parallel with FPGA IN3160 Microprocessor Address Control Data Circuit technologies configuration and FPGA Memory Device Peripheral, Port, etc. Cdata In[7:0] FPGA 35 Download using the JTAG port JTAG data out JTAG data in From previous JTAG filp-flop Input pad To internal Input pin from logic outside world JTAG flip-flops From internal Output pin to logic outside world Output pad To next JTAG filp-flop IN3160 Circuit technologies and FPGA configuration 36 Case: Mars Rover Among NASA's Curiosity avionics contractors are Wind River (VxWorks real-time operating system) and Microsemi Semiconductor (RTAX-S and RTSX-SU FPGAs, high- and low-voltage power supplies, high reliability diodes and signal and power transistors).
Load more

Recommended publications
  • Intel Quartus Prime Pro Edition User Guide: Partial Reconfiguration Send Feedback
    Intel® Quartus® Prime Pro Edition User Guide Partial Reconfiguration Updated for Intel® Quartus® Prime Design Suite: 19.3 Subscribe UG-20136 | 2019.11.18 Send Feedback Latest document on the web: PDF | HTML Contents Contents 1. Creating a Partial Reconfiguration Design.......................................................................4 1.1. Partial Reconfiguration Terminology..........................................................................5 1.2. Partial Reconfiguration Process Sequence..................................................................6 1.3. Internal Host Partial Reconfiguration........................................................................ 7 1.4. External Host Partial Reconfiguration........................................................................ 9 1.5. Partial Reconfiguration Design Considerations............................................................9 1.5.1. Partial Reconfiguration Design Guidelines.................................................... 11 1.5.2. PR File Management.................................................................................12 1.5.3. Evaluating PR Region Initial Conditions....................................................... 16 1.5.4. Creating Wrapper Logic for PR Regions........................................................16 1.5.5. Creating Freeze Logic for PR Regions.......................................................... 17 1.5.6. Resetting the PR Region Registers.............................................................. 18 1.5.7. Promoting
    [Show full text]
  • CHAPTER 3: Combinational Logic Design with Plds
    CHAPTER 3: Combinational Logic Design with PLDs LSI chips that can be programmed to perform a specific function have largely supplanted discrete SSI and MSI chips in board-level designs. A programmable logic device (PLD), is an LSI chip that contains a “regular” circuit structure, but that allows the designer to customize it for a specific application. PLDs sold in the market is not customized with specific functions. Instead, it is programmed by the purchaser to perform a function required by a particular application. PLD-based board-level designs often cost less than SSI/MSI designs for a number of reasons. Since PLDs provide more functionality per chip, the total chip and printed- circuit-board (PCB) area are less. Manufacturing costs are reduced in other ways too. A PLD-based board manufacturer needs to keep samples of few, “generic” PLD types, instead of many different MSI part types. This reduces overall inventory requirements and simplifies handling. PLD-type structures also appear as logic elements embedded in LSI chips, where chip count and board areas are not an issue. Despite the fact that a PLD may “waste” a certain number of gates, a PLD structure can actually reduce circuit cost because its “regular” physical structure may use less chip area than a “random logic” circuit. More importantly, the logic function performed by the PLD structure can often be “tweaked” in successive chip revisions by changing just one or a few metal mask layers that define signal connections in the array, instead of requiring a wholesale addition of gates and gate inputs and subsequent re-layout of a “random logic” design.
    [Show full text]
  • Ice40 Ultraplus Family Data Sheet
    iCE40 UltraPlus™ Family Data Sheet FPGA-DS-02008 Version 1.4 August 2017 iCE40 UltraPlus™ Family Data Sheet Copyright Notice Copyright © 2017 Lattice Semiconductor Corporation. All rights reserved. The contents of these materials contain proprietary and confidential information (including trade secrets, copyright, and other Intellectual Property interests) of Lattice Semiconductor Corporation and/or its affiliates. All rights are reserved. You are permitted to use this document and any information contained therein expressly and only for bona fide non-commercial evaluation of products and/or services from Lattice Semiconductor Corporation or its affiliates; and only in connection with your bona fide consideration of purchase or license of products or services from Lattice Semiconductor Corporation or its affiliates, and only in accordance with the terms and conditions stipulated. Contents, (in whole or in part) may not be reproduced, downloaded, disseminated, published, or transferred in any form or by any means, except with the prior written permission of Lattice Semiconductor Corporation and/or its affiliates. Copyright infringement is a violation of federal law subject to criminal and civil penalties. You have no right to copy, modify, create derivative works of, transfer, sublicense, publicly display, distribute or otherwise make these materials available, in whole or in part, to any third party. You are not permitted to reverse engineer, disassemble, or decompile any device or object code provided herewith. Lattice Semiconductor Corporation reserves the right to revoke these permissions and require the destruction or return of any and all Lattice Semiconductor Corporation proprietary materials and/or data. Patents The subject matter described herein may contain one or more inventions claimed in patents or patents pending owned by Lattice Semiconductor Corporation and/or its affiliates.
    [Show full text]
  • Architecture Description and Packing for Logic Blocks with Hierarchy, Modes and Complex Interconnect
    Architecture Description and Packing for Logic Blocks with Hierarchy, Modes and Complex Interconnect Jason Luu, Jason Anderson, and Jonathan Rose The Edward S. Rogers Sr. Department of Electrical and Computer Engineering University of Toronto, Toronto, ON, Canada jluu|janders|[email protected] SRHI D SRLO Reset Type INIT1 Q CE Sync/Async ABSTRACT COUT INIT0 CK SR FF/LAT DX The development of future FPGA fabrics with more sophis- DMUX DI2 D6:1 A6:A1 W6:W1 D ticated and complex logic blocks requires a new CAD flow D O6 FF/LAT O5 DX INIT1 Q DQ D INIT0 CK DI1 SRHI that permits the expression of that complexity and the abil- CE SRLO WEN MC31 SRHI D SRLO CK Q SR DI INIT1 CE INIT0 ity to synthesize to it. In this paper, we present a new logic CK SR CX CMUX block description language that can depict complex intra- DI2 C6:1 A6:A1 W6:W1 C C O6 block interconnect, hierarchy and modes of operation. These FF/LAT O5 CX INIT1 Q CQ D INIT0 CK DI1 CE SRHI SRLO features are necessary to support modern and future FPGA WEN MC31 SRHI CK D SRLO SR CI INIT1 Q CE INIT0 complex soft logic blocks, memory and hard blocks. The key CK SR BX BMUX part of the CAD flow associated with this complexity is the DI2 B6:1 A6:A1 W6:W1 B B O6 packer, which takes the logical atomic pieces of the complex O5 FF/LAT BX INIT1 Q BQ D DI1 INIT0 CK CE SRHI SRLO WEN MC31 SRHI CK blocks and groups them into whole physical entities.
    [Show full text]
  • Examples of FPLD Families: Actel ACT, Xilinx LCA, Altera MAX 5000 & 7000
    Examples of FPLD Families: Actel ACT, Xilinx LCA, Altera MAX 5000 & 7000 1 Actel ACT Family ¯ The Actel ACT family employs multiplexer-based logic cells. ¯ A row-based architecture is used in which the logic cells are arranged in rows with horizontal routing channels between adjacent rows of logic cells. Interconnect Logic cell 2 ACT 1 Logic Modules ¯ ACT 1 FPGAs use a single type of logic module. Logic Module Logic Module Logic Module M1 A0 F A0 D Actel ACT 0 F1 A1 0 M3 F1 A1 1 '1' 1 SA F1 S F SA 0 F F2 C 0 M2 1 B0 1 B0 S D 0 B1 0 F2 B1 1 F2 '1' 1 SB (a) S SB S3 A S0 S3 S0 '0' S1 O1 S1 O1 B F=(A·B)+(B'·C)+D (b) (c) (d) (a) An Actel FPGA. (b) An ACT 1 logic module. (c) An implementation of an ACT 1 logic module using pass transistors. (d) An example of function implementation by an ACT 1 logic module. 3 ACT 2 and ACT 3 Logic Modules ¯ Both ACT 2 and ACT 3 FPGAs use two types of logic module. C-Module S-Module (ACT 2) S-Module (ACT 3) D00 D00 SED00 SE D01 D01 D01 D10 YOUTD10 YQD10 YQ D11 D11 D11 A1 A1 A1 B1 S1 B1 S1 B1 S1 A0 A0 A0 B0 S0 CLR S0 B0 S0 CLR CLK CLK (a) (b) (c) SE (sequential element) SE 1 1 D D Q Q Z Z D 0 0 Q CLK C2 S S C1 master slave C2 latch latch CLR CLR C1 CLR combinational logic for clock flip-flop macro and clear D 1D Q CLK C1 (d) (e) (a) The C-module used by both ACT 2 and ACT 3 FPGAs.
    [Show full text]
  • Efpgas : Architectural Explorations, System Integration & a Visionary Industrial Survey of Programmable Technologies Syed Zahid Ahmed
    eFPGAs : Architectural Explorations, System Integration & a Visionary Industrial Survey of Programmable Technologies Syed Zahid Ahmed To cite this version: Syed Zahid Ahmed. eFPGAs : Architectural Explorations, System Integration & a Visionary Indus- trial Survey of Programmable Technologies. Micro and nanotechnologies/Microelectronics. Université Montpellier II - Sciences et Techniques du Languedoc, 2011. English. tel-00624418 HAL Id: tel-00624418 https://tel.archives-ouvertes.fr/tel-00624418 Submitted on 16 Sep 2011 HAL is a multi-disciplinary open access L’archive ouverte pluridisciplinaire HAL, est archive for the deposit and dissemination of sci- destinée au dépôt et à la diffusion de documents entific research documents, whether they are pub- scientifiques de niveau recherche, publiés ou non, lished or not. The documents may come from émanant des établissements d’enseignement et de teaching and research institutions in France or recherche français ou étrangers, des laboratoires abroad, or from public or private research centers. publics ou privés. Université Montpellier 2 (UM2) École Doctorale I2S LIRMM (Laboratoire d'Informatique, de Robotique et de Microélectronique de Montpellier) Domain: Microelectronics PhD thesis report for partial fulfillment of requirements of Doctorate degree of UM2 Thesis conducted in French Industrial PhD (CIFRE) framework between: Menta & LIRMM lab (Dec.2007 – Feb. 2011) in Montpellier, FRANCE “eFPGAs: Architectural Explorations, System Integration & a Visionary Industrial Survey of Programmable Technologies” eFPGAs: Explorations architecturales, integration système, et une enquête visionnaire industriel des technologies programmable by Syed Zahid AHMED Presented and defended publically on: 22 June 2011 Jury: Mr. Guy GOGNIAT Prof. at STICC/UBS (Lorient, FRANCE) President Mr. Habib MEHREZ Prof. at LIP6/UPMC (Paris, FRANCE) Reviewer Mr.
    [Show full text]
  • Spartan-II FPGA Family Data Sheet
    R Spartan-II FPGA Family Data Sheet DS001 March 12, 2021 Product Specification This document includes all four modules of the Spartan®-II FPGA data sheet. Module 1: Module 3: Introduction and Ordering Information DC and Switching Characteristics DS001-1 (v2.9) March 12, 2021 DS001-3 (v2.9) March 12, 2021 • Introduction • DC Specifications •Features - Absolute Maximum Ratings • General Overview - Recommended Operating Conditions • Product Availability - DC Characteristics • User I/O Chart - Power-On Requirements - DC Input and Output Levels • Ordering Information • Switching Characteristics Module 2: - Pin-to-Pin Parameters Functional Description - IOB Switching Characteristics - Clock Distribution Characteristics DS001-2 (v2.9) March 12, 2021 - DLL Timing Parameters • Architectural Description - CLB Switching Characteristics - Spartan-II Array - Block RAM Switching Characteristics - Input/Output Block - TBUF Switching Characteristics - Configurable Logic Block - JTAG Switching Characteristics - Block RAM - Clock Distribution: Delay-Locked Loop Module 4: - Boundary Scan Pinout Tables • Development System DS001-4 (v2.9) March 12, 2021 • Configuration • Pin Definitions - Configuration Timing • Pinout Tables • Design Considerations IMPORTANT NOTE: This Spartan-II FPGA data sheet is in four modules. Each module has its own Revision History at the end. Use the PDF "Bookmarks" for easy navigation in this volume. © 2000-2021 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein
    [Show full text]
  • Versal ACAP Configurable Logic Block Architecture Manual
    Versal ACAP Configurable Logic Block Architecture Manual AM005 (v1.1) April 8, 2021 Revision History Revision History The following table shows the revision history for this document. Section Revision Summary 04/08/2021 Version 1.1 IMUX Register Removed IMUX control sets. 07/16/2020 Version 1.0 Initial release. N/A AM005 (v1.1) April 8, 2021Send Feedback www.xilinx.com Versal ACAP CLB Architecture 2 Table of Contents Revision History...............................................................................................................2 Chapter 1: Overview......................................................................................................4 Introduction to Versal ACAP.......................................................................................................4 CLB Features................................................................................................................................ 5 CLB Architecture..........................................................................................................................6 Differences from Previous Generations................................................................................... 8 Chapter 2: CLB Resources.......................................................................................... 9 Overview.......................................................................................................................................9 CLB Resources............................................................................................................................
    [Show full text]
  • Low-Power Multi-Ghz Sige Fpgas for Reconfigurable Computing
    LOW-POWER MULTI-GHZ SIGE FPGAS FOR RECONFIGURABLE COMPUTING By Kuan Zhou A Thesis Submitted to the Graduate Faculty of Rensselaer Polytechnic Institute in Partial Fulfillment of the Requirements for the Degree of DOCTOR OF PHILOSOPHY Approved by the Examining Committee: John F. McDonald, Thesis Adviser Toh-Ming Lu, Member Yannick L. Le Coz, Member Tong Zhang, Member Rensselaer Polytechnic Institute Troy, New York July 2004 (For Graduation 2004) LOW-POWER MULTI-GHZ SIGE FPGAS FOR RECONFIGURABLE COMPUTING By Kuan Zhou An Abstract of a Thesis Submitted to the Graduate Faculty of Rensselaer Polytechnic Institute in Partial Fulfillment of the Requirements for the Degree of DOCTOR OF PHILOSOPHY Major Subject: Electrical, Computer and Systems Engineering The original of the complete thesis is on file in the Rensselaer Polytechnic Institute Library Examining Committee: John F. McDonald, Thesis Adviser Toh-Ming Lu, Member Yannick L. Le Coz, Member Tong Zhang, Member Rensselaer Polytechnic Institute Troy, New York July 2004 (For Graduation 2004) c Copyright 2004 by Kuan Zhou All Rights Reserved ii CONTENTS LISTOFTABLES .................................viii LISTOFFIGURES ................................ x ACKNOWLEDGMENT ..............................xvi ABSTRACT ....................................xvii 1. Introduction................................... 1 1.1 Motivation................................. 2 1.1.1 Current Commercial CMOS FPGAs . 2 1.1.2 HighSpeedApplications . 4 1.1.3 FPGAMigrationtoASICs. 4 1.2 ResearchGoals .............................. 5 1.3 ThesisOutline............................... 6 2. FieldProgrammableGateArrays . 7 2.1 LogicBlockArchitecture . 7 2.2 ProgrammingTechnology . 8 2.2.1 Antifuse .............................. 10 2.2.2 EPROM,EEPROMandFlash. 11 2.3 Configware................................. 12 2.4 ComputingPlatforms. 13 2.4.1 ACM................................ 13 2.4.2 SPLASH-2............................. 14 2.4.3 DISC................................ 15 2.4.4 MATRIX ............................
    [Show full text]
  • Transistor-Level Programmable Fabric
    TRANSISTOR-LEVEL PROGRAMMABLE FABRIC by Jingxiang Tian APPROVED BY SUPERVISORY COMMITTEE: ___________________________________________ Carl Sechen, Chair ___________________________________________ Yiorgos Makris, Co-Chair ___________________________________________ Benjamin Carrion Schaefer ___________________________________________ William Swartz Copyright 2019 Jingxiang Tian All Rights Reserve TRANSISTOR-LEVEL PROGRAMMABLE FABRIC by JINGXIANG TIAN, BS DISSERTATION Presented to the Faculty of The University of Texas at Dallas in Partial Fulfillment of the Requirements for the Degree of DOCTOR OF PHILOSOPHY IN ELECTRICAL ENGINEERING THE UNIVERSITY OF TEXAS AT DALLAS December 2019 ACKNOWLEDGMENTS I would like to express my deep sense of gratitude to the consistent and dedicated support of my advisor, Dr. Carl Sechen, throughout my entire PhD study. You have been a great mentor, and your help in my research and career is beyond measure. I sincerely thank my co-advisor, Dr. Yiorgos Makris, who brings ideas and funds for this project. I am grateful that they made it possible for me to work on this amazing research topic that is of great interest to me. I would also like to thank my committee members, Dr. Benjamin Schaefer and Dr. William Swartz for serving as my committee members and giving lots of advice on my research. I would like to give my special thanks to the tech support staff, Steve Martindell, who patiently helped me a thousand times if not more. With the help of so many people, I have become who I am. My parents and my parents-in-law give me tremendous support. My husband, Tianshi Xie, always stands by my side when I am facing challenges. Ada, my precious little gift, is the motivation and faith for me to keep moving on.
    [Show full text]
  • Introduction to Logic Circuits & Logic Design With
    INTRODUCTION TO LOGIC CIRCUITS & LOGIC DESIGN WITH VHDL INTRODUCTION TO LOGIC CIRCUITS & LOGIC DESIGN WITH VHDL ST 1 EDITION Brock J. LaMeres Editor Brock J. LaMeres Department of Electrical & Computer Engineering Montana State University Bozeman, MT, USA ISBN 978-3-319-34194-1 ISBN 978-3-319-34195-8 (eBook) DOI 10.1007/978-3-319-34195-8 Library of Congress Control Number: 2016940960 # Springer International Publishing Switzerland 2017 This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed. The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use. The publisher, the authors and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, express or implied, with respect to the material contained herein or for any errors or omissions that may have been made. Printed on acid-free paper This Springer imprint is published by Springer Nature The registered company is Springer International Publishing AG Switzerland Preface The purpose of this new book is to fill a void that has appeared in the instruction of digital circuits over the past decade due to the rapid abstraction of system design.
    [Show full text]
  • A Scientist's Guide to Fpgas Ascientistsguidetofpgas
    A Scientist’s Guide to FPGAs iCSC 2019 Alexander Ruede (CERN/KIT-IPE) Content 1. Introduction 2. The Emergence of FPGAs 3. Digital Design 4. Anatomy of FPGAs 5. Classical Design Flow 6. CPU / GPU vs. FPGA 7. Pros & Cons 8. Applications 9. Examples 10. Getting Started A Scientist’s Guide to FPGAs – Alexander Ruede – iCSC 2019 2 1. Introduction FPGA: Field-Programmable Gate Array market • Growing applications of FPGAs popularity • Well established in HEP experiments • Finding the way into data centers • Can be substitution for: • ASICs (traditionally) • Processors (recently) A Scientist’s Guide to FPGAs – Alexander Ruede – iCSC 2019 3 2. The Emergence of FPGAs 1961: First IC-based 1959: Invention 1959: First Integrated Computer of the MOSFET Circuit (IC) 1963: CMOS 1965: Moore’s Law 1975: Programmable Logic Array (PLA) 1985: First FPGA (Xilinx XC2064) 2015: Intel 1983: EEPROM & acquires Altera 2016: 16nm Virtex FLASH Memory UltraScale+ Note: All dates are rather indicative than exact A Scientist’s Guide to FPGAs – Alexander Ruede – iCSC 2019 4 3. Digital Design Digital Logic Truth table of logical function • Digital information is processed and stored in binary form NAND • Boolean algebra and truth tables are logical gate used to express combinatorial logic circuits • Basic logical function (AND, OR, etc.) are abstracted in logical gates • Gates can efficiently be implemented in Transistor transistor circuits (e.g. CMOS) circuit • Every logical function can be implemented (CMOS) by using gates A Scientist’s Guide to FPGAs – Alexander Ruede – iCSC 2019 5 3. Digital Design Digital Building Blocks and Processes NAND NOR There are two kinds of processes with different building blocks: 1.
    [Show full text]