DOCSLIB.ORG

Lecture 27: Verilog HDL Contd…

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Lecture 27: Verilog HDL Contd… 4/1/2019 Indian Institute of Technology Jodhpur, Year 2018‐2019 Digital Logic and Design (Course Code: EE222) Lecture 27: Verilog HDL contd… Course Instructor: Shree Prakash Tiwari Email: [email protected] Webpage: http: //home.iitj.ac.in/ ~sptiwari/ Course related documents will be uploaded on http://home.iitj.ac.in/~sptiwari/DLD/ Note: The information provided in the slides are taken form text books Digital Electronics (including Mano & Ciletti), and various other resources from internet, for teaching/academic use only 1 Overview ° History of Verilog® HDL ° Overview of Digital Design with Verilog® HDL ° Hello World! ° Hierarchical Modeling Concepts Verilog HDL 2 1 4/1/2019 What is Verilog HDL? ° Verilog Hardware Description Language(HDL)? • A high-level computer language can model, represent and simulate digital design - Hardware concurrency - Parallel Activity Flow - Semantics for Signal Value and Time • Design examples using Verilog HDL - Intel Pentium, AMD K5, K6, Atheon, ARM7, etc - Thousands of ASIC designs using Verilog HDL 3 What is VHDL? ° VHDL represents another high level language for digital system design. ° In this course we study Verilog HDL • reason: - used more often in electronic and computer industry - programming style is very similar to C programming language 4 2 4/1/2019 History of Verilog® HDL ° Beginning: 1983 • “Gateway Design Automation” company • Simulation environment - CiiillfbttiComprising various levels of abstraction – Switch (transistors), gate, register-transfer, and higher levels Verilog HDL 5 History of Verilog® HDL (cont’d) ° Three factors to success of Verilog • Programming Language Interface (PLI) - Extend and customize simulation environment • Close a tten tion to the nee ds o f ASIC f ound ri es - “Gateway Design Automation” partnership with Motorola, National, and UTMC in 1987-89 • Verilog-based synthesis technology - “Gateway Design Automation” licensed Verilog to Synopsys - Synopsys introduced synthesis from Verilog in 1987 Verilog HDL 6 3 4/1/2019 History of Verilog® HDL (cont’d) ° VHDL • VHSIC (Very High Speed Integrated Circuit) Hardware Description Language • Developed under contract from DARPA • IEEE standard • Public domain • Other EDA vendors adapted VHDL • “Gateway” put Verilog in public domain Verilog HDL 7 History of Verilog® HDL (cont’d) ° Today • Market divided between Verilog & VHDL - VHDL mostly in Europe - Verilog dominant in US • VHDL - More general language - Not all constructs are synthesizable • Verilog: - Not as general as VHDL - Most constructs are synthesizable Verilog HDL 8 4 4/1/2019 Verilog ° A brief history: • Originated at Automated Integrated Design Systems (renamed Gateway) in 1985. Acquired by Cadence in 1989. • Invented as simulation language. Synthesis was an afterthought. Many of the basic techniques for synthesis were developed at Berkeley in the 80’s and applied commercially in the 90’s . • Around the same time as the origin of Verilog, the US Department of Defense developed VHDL. Because it was in the public domain it began to grow in popularity. • Afraid of losing market share, Cadence opened Verilog to the public in 1990. • An IEEE working group was established in 1993, and ratified IEEE Standard 1394 in 1995. • Verilog is the language of choice of Silicon Valley companies, initially because of high-quality tool support and its similarity to C-language syntax. • VHDL is still popular within the government, in Europe and Japan, and some Universities. • Most major CAD frameworks now support both. • Latest HDL. C++ based. OSCI (Open System C Initiative). Basic Example //2-input multiplexor in gates ° Notes: module mux2 (in0, in1, select, out); • comments • “module” input in0,in1,select; • port list output out; • declarations wire s0,w0,w1; • wire type • primitive gates not (s0, select); and (0(w0, s 0, i0)in0), (w1, select, in1); or (out, w0, w1); endmodule // mux2 5 4/1/2019 Verilog® HDL Overview of Digital Design Using Verilog Overview of Digital Design Using Verilog ° Evolution of Computer-Aided Digital Design ° Emergence of HDLs ° Typical Design Flow ° Importance of HDLs ° Popularity of Verilog HDL ° Trends in HDLs Verilog HDL 12 6 4/1/2019 Evolution of Computer-Aided Digital Design ° SSI: Small scale integration • A few gates on a chip ° MSI: Medium scale integration • Hundreds of gates on a chip ° LSI: Large scale integration • Thousands of gates on a chip • CAD: Computer -Aided Design - CAD vs. CAE • Logic and circuit simulators • Prototyping on bread board • Layout by handVerilog (on HDL paper or a computer 13 terminal) Evolution of Computer-Aided Digital Design (cont’d) ° VLSI: Very Large Scale Integration • Hundred thousands of gates • Not feasible anymore: - Bread boarding - Manual layout design • Simulator programs • Automatic place-and-route • Bottom-Up design - Design small building blocks - Combine them to develop bigger ones • More and more emphasis on logic simulation Verilog HDL 14 7 4/1/2019 Emergence of HDLs ° The need to a standardized language for hardware description • Verilog® and VHDL ° Simulators emerged • Usage: functional verification • Path to implementation: manual translation into gates ° Loggyic synthesis technology • Late 1980s • Dramatic change in digital design - Design at Register-Transfer Level (RTL) using an HDL Verilog HDL 15 Typical Design Flow 1. Design specification 2. Behavioral description 3. RTL description 4. Functional verification and testing 5. Logic synthesis 6. Gate-level netlist 7. Logical verification and testing 8. Floor planning, automatic place & route 9. Physical layout 10. Layout verification 11. Implementation Verilog HDL 16 8 4/1/2019 Netlist ° A key data structure (or Alternative format: representation) in the design process is the “netlist”: n1 g1.in1 n2 g1.in2 • Network List n3 g2.in1 ° Netlist lists components and n4 g2.in2 connects them with nodes: n5 g1.out g3.in1 ex: n1 n5 n6 g2.out g3.in2 n2 n7 n7 g3.out n3 n4 n6 g1 "and" g2 "and" g3 "or" g1 "and" n1 n2 n5 g2 "and" n3 n4 n6• Netlist is what is needed for simulation g3 "or" n5 n6 n7 and implementation. • Could be at the transistor level, gate level, ... • Could be hierarchical or flat. • How do we generate a netlist? Typical Design Flow (cont’d) ° Most design activity • In 1996: - Manually optimizing the RTL design - CAD too ls ta ke care o f genera ting lower-lldtillevel details - Reducing design time to months from years • Today - Still RTL is used in many cases - But, synthesis from behavioral-level also possible - Digital design now resembles high-level computer programming Verilog HDL 18 9 4/1/2019 Typical Design Flow (cont’d) NOTE: • CAD tools help, but the designer still has the main role - GIGO (Garbage-In Garbage-Out) concept - To o bta in an op timi zed d esi gn, th e d esi gner need s t o k now about the synthesis technology – Compare to software programming and compilation Verilog HDL 19 Design Flow Design Entry High-level Analysis Technology Mapping Low-level Analysis 10 4/1/2019 Design Flow Design • Circuit is described and Entry represented: – Graphically (Schematics) – Textually (HDL) High-level • Result of circuit specification is Analysis a netlist of: – generic primitives - logic gates, flip-flops, or – technology specific primitives - Technology LUTs/CLBs, transistors, discrete Mapping gates, or – higher level library elements - adders, ALUs, register files, decoders, etc. Low-level Analysis CLB: Configurable Logic Block Design Flow Design • High-level Analysis is used to Entry verify: – correct function – rough: High-level • timing Analysis • power • cost • Common tools used are: – simulator - check functional Technology correctness, and Mapping – static timing analyzer • estimates circuit delays based on timing model and delay Low-level parameters for library elements Analysis (or primitives). 11 4/1/2019 Design Flow Design • Technology Mapping: Entry – Converts netlist to implementation technology dependent details • Expan ds library el ement s, High-level Analysis •performs: – partitioning, – placement, – routing Technology • Low-level Analysis Mapping – Simulation and Static Tools perflform low-llhkithlevel checks with: • accurate timing models, Low-level • wire delay Analysis – For FPGAs this step could use the actual device. Design Flow Design Entry High-level Analysis Netlist: used between and internally for all steps. Technology Mapping Low-level Analysis 12 4/1/2019 Design Entry ° Schematic entry/editing was the standard method in industry Schematics are intuitive. They ma tc h our use o f ga te- level or block diagrams. They imply a physical implementation. Require a special tool (editor). Unless hierarchy is carefully designed, schematics can be ° Hardware Description confusing and difficult to Languages are the new standard follow. Importance of HDLs ° Retargeting to a new fabrication technology ° Functional verification earlier in the design cycle ° Textual concise representation of the design • Similar to computer programs • Easier to understand Verilog HDL 26 13 4/1/2019 What next ° Verilog HDL contd…… 27 14.
Load more

Recommended publications
  • Intel Quartus Prime Pro Edition User Guide: Partial Reconfiguration Send Feedback
    Intel® Quartus® Prime Pro Edition User Guide Partial Reconfiguration Updated for Intel® Quartus® Prime Design Suite: 19.3 Subscribe UG-20136 | 2019.11.18 Send Feedback Latest document on the web: PDF | HTML Contents Contents 1. Creating a Partial Reconfiguration Design.......................................................................4 1.1. Partial Reconfiguration Terminology..........................................................................5 1.2. Partial Reconfiguration Process Sequence..................................................................6 1.3. Internal Host Partial Reconfiguration........................................................................ 7 1.4. External Host Partial Reconfiguration........................................................................ 9 1.5. Partial Reconfiguration Design Considerations............................................................9 1.5.1. Partial Reconfiguration Design Guidelines.................................................... 11 1.5.2. PR File Management.................................................................................12 1.5.3. Evaluating PR Region Initial Conditions....................................................... 16 1.5.4. Creating Wrapper Logic for PR Regions........................................................16 1.5.5. Creating Freeze Logic for PR Regions.......................................................... 17 1.5.6. Resetting the PR Region Registers.............................................................. 18 1.5.7. Promoting
    [Show full text]
  • CHAPTER 3: Combinational Logic Design with Plds
    CHAPTER 3: Combinational Logic Design with PLDs LSI chips that can be programmed to perform a specific function have largely supplanted discrete SSI and MSI chips in board-level designs. A programmable logic device (PLD), is an LSI chip that contains a “regular” circuit structure, but that allows the designer to customize it for a specific application. PLDs sold in the market is not customized with specific functions. Instead, it is programmed by the purchaser to perform a function required by a particular application. PLD-based board-level designs often cost less than SSI/MSI designs for a number of reasons. Since PLDs provide more functionality per chip, the total chip and printed- circuit-board (PCB) area are less. Manufacturing costs are reduced in other ways too. A PLD-based board manufacturer needs to keep samples of few, “generic” PLD types, instead of many different MSI part types. This reduces overall inventory requirements and simplifies handling. PLD-type structures also appear as logic elements embedded in LSI chips, where chip count and board areas are not an issue. Despite the fact that a PLD may “waste” a certain number of gates, a PLD structure can actually reduce circuit cost because its “regular” physical structure may use less chip area than a “random logic” circuit. More importantly, the logic function performed by the PLD structure can often be “tweaked” in successive chip revisions by changing just one or a few metal mask layers that define signal connections in the array, instead of requiring a wholesale addition of gates and gate inputs and subsequent re-layout of a “random logic” design.
    [Show full text]
  • The History of Computer Language Selection
    The History of Computer Language Selection Kevin R. Parker College of Business, Idaho State University, Pocatello, Idaho USA [email protected] Bill Davey School of Business Information Technology, RMIT University, Melbourne, Australia [email protected] Abstract: This examines the history of computer language choice for both industry use and university programming courses. The study considers events in two developed countries and reveals themes that may be common in the language selection history of other developed nations. History shows a set of recurring problems for those involved in choosing languages. This study shows that those involved in the selection process can be informed by history when making those decisions. Keywords: selection of programming languages, pragmatic approach to selection, pedagogical approach to selection. 1. Introduction The history of computing is often expressed in terms of significant hardware developments. Both the United States and Australia made early contributions in computing. Many trace the dawn of the history of programmable computers to Eckert and Mauchly’s departure from the ENIAC project to start the Eckert-Mauchly Computer Corporation. In Australia, the history of programmable computers starts with CSIRAC, the fourth programmable computer in the world that ran its first test program in 1949. This computer, manufactured by the government science organization (CSIRO), was used into the 1960s as a working machine at the University of Melbourne and still exists as a complete unit at the Museum of Victoria in Melbourne. Australia’s early entry into computing makes a comparison with the United States interesting. These early computers needed programmers, that is, people with the expertise to convert a problem into a mathematical representation directly executable by the computer.
    [Show full text]
  • Download CMPEN 270 Design Project 3 Part 1
    Watch the video before the lab! *If you do the lab incorrectly, no excuses are valid, and the video will explain all of the finer details of the lab needed to correctly complete the lab! *Labs will not always be graded before the due date. Do not rely on the ability to resubmit a lab before the due date. *Attend your specific lab section for the best chance to learn and perform well on the labs. NO Late Submissions allowed! *The labs are a very small percentage of the grade, and they are designed to help you learn. Come to class prepared, and with a good mindset, with intentions on learning. The labs are low risk because they are worth little to no points for your overall grade. *TWO labs/homeworks will be dropped at the end of the semester! CMPEN 270 Design Project 3 #1 2021 Resources for the Lab: 1. Tutorial: "http://www.asic-world.com/verilog/veritut.html" Hardware Description Language In computer engineering, a hardware description language (HDL) is a specialized computer language used to describe the structure and behavior of electronic circuits, and most commonly, digital logic circuits. A hardware description language enables a precise, formal description of an electronic circuit that allows for the automated analysis and simulation of an electronic circuit. It also allows for the synthesis of a HDL description into a netlist (a specification of physical electronic components and how they are connected), which can then be placed and routed to produce the set of masks used to create an integrated circuit.
    [Show full text]
  • Computer Architecture Simulation Using a Register Transfer Language
    COMPUTER ARCHITECTURE SIMULATION USING A REGISTER TRANSFER LANGUAGE, by LESTER BARTEL B. A., Tabor College, 1983 A MASTER'S THESIS submitted in partial fulfillment of the requirements for the degree MASTER OF SCIENCE Department of Computer Science KANSAS STATE UNIVERSITY Manhattan, Kansas 1986 Approved by: Majory 'rofessor A11ED5 b565Q3 .TH- Table of Contents List of Figures v Acknowledgements vi 1 . Introduction 1 1 .1 . Purpose of an Architecture Simulator 1 1 .2 . Instruction Set Processor 3 1 .3 . Machine Cycle Simulator 3 1 .4 . Register Transfer Language 4 1 .5 . Silicon Compilers 6 1 .6 . Definitions 8 2 . Review of Existing CHDLs 10 2 .1 . Representative CHDLs 10 2 .1 .1 . CDL 10 2 .1 .2 . ISP 11 2 .1 .3 . AHPL 11 2 .1 .4 . DDL 13 2 .1 .5 . ADLIB 14 2 .1 .6 . DTMS 15 2 .1 .7 . CONLAN 17 2 .2 . Levels of Hardware Description 17 2 .2 .1 . Circuit Level 18 2 .2 .2 . Logic Gate Level 18 2 .2 .3 . Register Transfer Level 19 2 .2 .3 .1 . Structure Level 19 2 .2 .3 .2 . Functional Level 19 .2 . 2 .3 .3 Behavior Level . .20 2 .2 .4 . Instruction Set Level 20 2 .2 .5 . Processor Memory Switch Level 21 2 .2 .6 . Algorithmic Level 21 2 .3 . Applications of CHDLs 21 2 .3 .1 . Descriptive Tool 22 2 .3 .2 . Simulation and Design Verification 23 2 .3 .3 . Design Automation and Hardware Synthesis 24 3 . Introduction to ASIM II 25 3 .1 . Purpose of ASIM II 25 3 .2 . Description of Components 27 4 .
    [Show full text]
  • Ice40 Ultraplus Family Data Sheet
    iCE40 UltraPlus™ Family Data Sheet FPGA-DS-02008 Version 1.4 August 2017 iCE40 UltraPlus™ Family Data Sheet Copyright Notice Copyright © 2017 Lattice Semiconductor Corporation. All rights reserved. The contents of these materials contain proprietary and confidential information (including trade secrets, copyright, and other Intellectual Property interests) of Lattice Semiconductor Corporation and/or its affiliates. All rights are reserved. You are permitted to use this document and any information contained therein expressly and only for bona fide non-commercial evaluation of products and/or services from Lattice Semiconductor Corporation or its affiliates; and only in connection with your bona fide consideration of purchase or license of products or services from Lattice Semiconductor Corporation or its affiliates, and only in accordance with the terms and conditions stipulated. Contents, (in whole or in part) may not be reproduced, downloaded, disseminated, published, or transferred in any form or by any means, except with the prior written permission of Lattice Semiconductor Corporation and/or its affiliates. Copyright infringement is a violation of federal law subject to criminal and civil penalties. You have no right to copy, modify, create derivative works of, transfer, sublicense, publicly display, distribute or otherwise make these materials available, in whole or in part, to any third party. You are not permitted to reverse engineer, disassemble, or decompile any device or object code provided herewith. Lattice Semiconductor Corporation reserves the right to revoke these permissions and require the destruction or return of any and all Lattice Semiconductor Corporation proprietary materials and/or data. Patents The subject matter described herein may contain one or more inventions claimed in patents or patents pending owned by Lattice Semiconductor Corporation and/or its affiliates.
    [Show full text]
  • International Journal for Scientific Research & Development
    IJSRD - International Journal for Scientific Research & Development| Vol. 7, Issue 10, 2019 | ISSN (online): 2321-0613 Comparative Study of Hardware Languages and Programming Languages Mrs. A. N. Dubey1 Mrs. P. R. Autade2 1,2JSPM RSCOE Polytechnic IInd shift Tathawade, Pune, Maharashtra, India Abstract— Comparison of programming languages is a common topic of discussion for engineers but comparison of hardware languages and programming languages is very rare or not found easily. In this paper we present a comparative study between hardware languages such as VHDL, Verilog and SystemC and programming languages such as C,C++ and Java languages; These languages are compared under the characteristics of syntax of code, evolution reliability, tools, readability, efficiency, familiarity and applications used in Industry for future carrier with terms differentiation of various languages. Keywords: Hardware languages, HDL, Programming languages, C, Code, VHDL, Verilog I. INTRODUCTION The complexioness of integrated circuits increases every year, so reduce complexities invent Hardware Description Lanauages in1984 by Phil Moorby and Prabhu Goel around 1984. Implementing algorithms using hardware languages like VHDL or Verilog. The first level programming language was Plankalkül, created by Konrad Zuse between 1942 and Fig. 1: History of Programming Languages 1945. The main and important comparison between HDL and Programming Language is that HDL describes the behavior B. History of Hardware Languages- of digital systems while Software Language provides a set of Sr.no. Year Languages Description instructions for the CPU to perform a particular task. Mostly designed for Programming languages are extremely interesting. Computer simulation, formal 1 1972 FHL scientists tend to invent new programming languages.
    [Show full text]
  • Full Form of Html in Computer
    Full Form Of Html In Computer Hitchy Patsy never powwow so regressively or mate any Flavian unusually. Which Henrie truants so trustily that Jeremiah cackle her Lenin? Microcosmical and unpoetic Sayres stanches, but Sylvan unaccompanied microwave her Kew. Programming can exile very simple or repair complex. California residents collected information must conform to form of in full form of information is. Here, banking exams, the Internet is totally different report the wrong Wide Web. Serial ATA hard drives. What is widely used for browsers how would have more. Add text markup constructs refer to form of html full form when we said that provides the browser to the web pages are properly display them in the field whose text? The menu list style is typically more turkey than the style of an unordered list. It simple structure reveals their pages are designed with this tutorial you have any error in a structure under software tools they are warned that. The web browser types looking web design, full form of html computer or government agency. Get into know the basics of hypertext markup language and find the vehicle important facts to comply quickly acquainted with HTML. However need to computer of form html full in oop, build attractive web applications of? All these idioms are why definition that to download ccc certificate? Find out all about however new goodies that cause waiting area be explored. Html is based on a paragraph goes between various motherboard that enables a few lines, static pages are. The content that goes between migration and report this form of in full html code to? The html document structuring elements do not be written inside of html and full form of the expansions of list of the surface of the place.
    [Show full text]
  • Architecture Description and Packing for Logic Blocks with Hierarchy, Modes and Complex Interconnect
    Architecture Description and Packing for Logic Blocks with Hierarchy, Modes and Complex Interconnect Jason Luu, Jason Anderson, and Jonathan Rose The Edward S. Rogers Sr. Department of Electrical and Computer Engineering University of Toronto, Toronto, ON, Canada jluu|janders|[email protected] SRHI D SRLO Reset Type INIT1 Q CE Sync/Async ABSTRACT COUT INIT0 CK SR FF/LAT DX The development of future FPGA fabrics with more sophis- DMUX DI2 D6:1 A6:A1 W6:W1 D ticated and complex logic blocks requires a new CAD flow D O6 FF/LAT O5 DX INIT1 Q DQ D INIT0 CK DI1 SRHI that permits the expression of that complexity and the abil- CE SRLO WEN MC31 SRHI D SRLO CK Q SR DI INIT1 CE INIT0 ity to synthesize to it. In this paper, we present a new logic CK SR CX CMUX block description language that can depict complex intra- DI2 C6:1 A6:A1 W6:W1 C C O6 block interconnect, hierarchy and modes of operation. These FF/LAT O5 CX INIT1 Q CQ D INIT0 CK DI1 CE SRHI SRLO features are necessary to support modern and future FPGA WEN MC31 SRHI CK D SRLO SR CI INIT1 Q CE INIT0 complex soft logic blocks, memory and hard blocks. The key CK SR BX BMUX part of the CAD flow associated with this complexity is the DI2 B6:1 A6:A1 W6:W1 B B O6 packer, which takes the logical atomic pieces of the complex O5 FF/LAT BX INIT1 Q BQ D DI1 INIT0 CK CE SRHI SRLO WEN MC31 SRHI CK blocks and groups them into whole physical entities.
    [Show full text]
  • Examples of FPLD Families: Actel ACT, Xilinx LCA, Altera MAX 5000 & 7000
    Examples of FPLD Families: Actel ACT, Xilinx LCA, Altera MAX 5000 & 7000 1 Actel ACT Family ¯ The Actel ACT family employs multiplexer-based logic cells. ¯ A row-based architecture is used in which the logic cells are arranged in rows with horizontal routing channels between adjacent rows of logic cells. Interconnect Logic cell 2 ACT 1 Logic Modules ¯ ACT 1 FPGAs use a single type of logic module. Logic Module Logic Module Logic Module M1 A0 F A0 D Actel ACT 0 F1 A1 0 M3 F1 A1 1 '1' 1 SA F1 S F SA 0 F F2 C 0 M2 1 B0 1 B0 S D 0 B1 0 F2 B1 1 F2 '1' 1 SB (a) S SB S3 A S0 S3 S0 '0' S1 O1 S1 O1 B F=(A·B)+(B'·C)+D (b) (c) (d) (a) An Actel FPGA. (b) An ACT 1 logic module. (c) An implementation of an ACT 1 logic module using pass transistors. (d) An example of function implementation by an ACT 1 logic module. 3 ACT 2 and ACT 3 Logic Modules ¯ Both ACT 2 and ACT 3 FPGAs use two types of logic module. C-Module S-Module (ACT 2) S-Module (ACT 3) D00 D00 SED00 SE D01 D01 D01 D10 YOUTD10 YQD10 YQ D11 D11 D11 A1 A1 A1 B1 S1 B1 S1 B1 S1 A0 A0 A0 B0 S0 CLR S0 B0 S0 CLR CLK CLK (a) (b) (c) SE (sequential element) SE 1 1 D D Q Q Z Z D 0 0 Q CLK C2 S S C1 master slave C2 latch latch CLR CLR C1 CLR combinational logic for clock flip-flop macro and clear D 1D Q CLK C1 (d) (e) (a) The C-module used by both ACT 2 and ACT 3 FPGAs.
    [Show full text]
  • Efpgas : Architectural Explorations, System Integration & a Visionary Industrial Survey of Programmable Technologies Syed Zahid Ahmed
    eFPGAs : Architectural Explorations, System Integration & a Visionary Industrial Survey of Programmable Technologies Syed Zahid Ahmed To cite this version: Syed Zahid Ahmed. eFPGAs : Architectural Explorations, System Integration & a Visionary Indus- trial Survey of Programmable Technologies. Micro and nanotechnologies/Microelectronics. Université Montpellier II - Sciences et Techniques du Languedoc, 2011. English. tel-00624418 HAL Id: tel-00624418 https://tel.archives-ouvertes.fr/tel-00624418 Submitted on 16 Sep 2011 HAL is a multi-disciplinary open access L’archive ouverte pluridisciplinaire HAL, est archive for the deposit and dissemination of sci- destinée au dépôt et à la diffusion de documents entific research documents, whether they are pub- scientifiques de niveau recherche, publiés ou non, lished or not. The documents may come from émanant des établissements d’enseignement et de teaching and research institutions in France or recherche français ou étrangers, des laboratoires abroad, or from public or private research centers. publics ou privés. Université Montpellier 2 (UM2) École Doctorale I2S LIRMM (Laboratoire d'Informatique, de Robotique et de Microélectronique de Montpellier) Domain: Microelectronics PhD thesis report for partial fulfillment of requirements of Doctorate degree of UM2 Thesis conducted in French Industrial PhD (CIFRE) framework between: Menta & LIRMM lab (Dec.2007 – Feb. 2011) in Montpellier, FRANCE “eFPGAs: Architectural Explorations, System Integration & a Visionary Industrial Survey of Programmable Technologies” eFPGAs: Explorations architecturales, integration système, et une enquête visionnaire industriel des technologies programmable by Syed Zahid AHMED Presented and defended publically on: 22 June 2011 Jury: Mr. Guy GOGNIAT Prof. at STICC/UBS (Lorient, FRANCE) President Mr. Habib MEHREZ Prof. at LIP6/UPMC (Paris, FRANCE) Reviewer Mr.
    [Show full text]
  • Spartan-II FPGA Family Data Sheet
    R Spartan-II FPGA Family Data Sheet DS001 March 12, 2021 Product Specification This document includes all four modules of the Spartan®-II FPGA data sheet. Module 1: Module 3: Introduction and Ordering Information DC and Switching Characteristics DS001-1 (v2.9) March 12, 2021 DS001-3 (v2.9) March 12, 2021 • Introduction • DC Specifications •Features - Absolute Maximum Ratings • General Overview - Recommended Operating Conditions • Product Availability - DC Characteristics • User I/O Chart - Power-On Requirements - DC Input and Output Levels • Ordering Information • Switching Characteristics Module 2: - Pin-to-Pin Parameters Functional Description - IOB Switching Characteristics - Clock Distribution Characteristics DS001-2 (v2.9) March 12, 2021 - DLL Timing Parameters • Architectural Description - CLB Switching Characteristics - Spartan-II Array - Block RAM Switching Characteristics - Input/Output Block - TBUF Switching Characteristics - Configurable Logic Block - JTAG Switching Characteristics - Block RAM - Clock Distribution: Delay-Locked Loop Module 4: - Boundary Scan Pinout Tables • Development System DS001-4 (v2.9) March 12, 2021 • Configuration • Pin Definitions - Configuration Timing • Pinout Tables • Design Considerations IMPORTANT NOTE: This Spartan-II FPGA data sheet is in four modules. Each module has its own Revision History at the end. Use the PDF "Bookmarks" for easy navigation in this volume. © 2000-2021 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein
    [Show full text]