DOCSLIB.ORG

Data Processing on Fpgas Synthesis Lectures on Data Management

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Data Processing on Fpgas Synthesis Lectures on Data Management SeriesSeriesSeries ISSN: ISSN:ISSN: 2153-5418 2153-54182153-5418 TEUBNER • TEUBNER WOODS • WOODS TEUBNER • WOODS MMM MorganMorganMorgan & & & ClaypoolClaypoolClaypool PublishersPublishersPublishers SSSYNTHESISYNTHESISYNTHESIS LLLECTURESECTURESECTURES ONONON DDDATAATAATA MMMANAGEMENTANAGEMENTANAGEMENT &&&CCC SeriesSeriesSeries Editor: Editor:Editor: M. M.M. Tamer TamerTamer Özsu, Özsu,Özsu, University UniversityUniversity of ofof Waterloo WaterlooWaterloo DataDataData ProcessingProcessingProcessing ononon FPGAsFPGAsFPGAs DataDataData ProcessingProcessingProcessing ononon JensJensJens Teubner, Teubner, Teubner, Databases DatabasesDatabases and andand Information InformationInformation Systems SystemsSystems Group, Group,Group, Dept. Dept.Dept. of ofof Computer ComputerComputer Science, Science,Science, TU TUTU Dortmund DortmundDortmund LouisLouisLouis Woods, Woods,Woods, Systems SystemsSystems Group, Group,Group, Dept. Dept.Dept. of ofof Computer ComputerComputer Science, Science,Science, ETH ETHETH Zürich ZürichZürich RoughlyRoughlyRoughly a aa decade decadedecade ago, ago,ago, power powerpower consumption consumptionconsumption and andand heat heatheat dissipation dissipationdissipation concerns concernsconcerns forced forcedforced the thethe semiconductor semiconductorsemiconductor industry industryindustry FPGAsFPGAsFPGAs tototo radically radicallyradically change changechange its itsits course, course,course, shifting shiftingshifting from fromfrom sequential sequentialsequential to toto parallel parallelparallel computing. computing.computing. Unfortunately, Unfortunately,Unfortunately, improving improvingimproving performanceperformanceperformance of ofof applications applicationsapplications has hashas now nownow become becomebecome much muchmuch mor mormoreee difficult difficultdifficult than thanthan in inin the thethe good goodgood old oldold days daysdays of ofof frequency frequencyfrequency DATA PROCESSING ON DATA FPGAS PROCESSING ON DATA FPGAS PROCESSING ON FPGAS scaling.scaling.scaling. This ThisThis is isis also alsoalso affecting affectingaffecting databases databasesdatabases and andand data datadata processing processingprocessing applications applicationsapplications in inin general, general,general, and andand has hashas led ledled to toto the thethe popularity popularitypopularity ofofof so-called so-calledso-called data datadata appliances—specialized appliances—specializedappliances—specialized data datadata processing processingprocessing engines, engines,engines, where wherewhere software softwaresoftware and andand hardware hardwarehardware are areare sold soldsold togethertogethertogether in inin a aa closed closedclosed box. box.box. Field FieldField programmable programmableprogrammable gate gategate arrays arraysarrays (FPGAs) (FPGAs)(FPGAs) increasingly increasinglyincreasingly play playplay an anan important importantimportant role rolerole in inin such suchsuch systems.systems.systems. FPGAs FPGAsFPGAs are areare attractive attractiveattractive because becausebecause the thethe performance performanceperformance gains gainsgains of ofof specialized specializedspecialized hardware hardwarehardware can cancan be bebe significant, significant,significant, while whilewhile powerpowerpower consumption consumptionconsumption is isis much muchmuch less lessless than thanthan that thatthat of ofof co cocommoditymmoditymmodity processors. processors.processors. On OnOn the thethe other otherother hand, hand,hand, FPGAs FPGAsFPGAs are areare way wayway moremoremore flexible flexibleflexible than thanthan hard-wired hard-wiredhard-wired circuits circuitscircuits (ASICs) (ASICs)(ASICs) and andand can cancan be bebe integrated integratedintegrated into intointo complex complexcomplex systems systemssystems in inin many manymany different differentdifferent ways,ways,ways, e.g., e.g.,e.g., directly directlydirectly in inin the thethe network networknetwork for forfor a aa high-f high-fhigh-frequencyrequencyrequency trading tradingtrading application. application.application. This ThisThis book bookbook gives givesgives an anan introduction introductionintroduction tototo FPGA FPGAFPGA technology technologytechnology targeted targetedtargeted at atat a aa database databasedatabase audience. audience.audience. In InIn the thethe first firstfirst few fewfew chapters, chapters,chapters, we wewe explain explainexplain in inin detail detaildetail the thethe inner innerinner workingsworkingsworkings of ofof FPGAs. FPGAs.FPGAs. Then ThenThen we wewe discuss discussdiscuss techniques techniquestechniques and andand design designdesign patterns patternspatterns that thatthat help helphelp mapping mappingmapping algorithms algorithmsalgorithms to toto FPGA FPGAFPGA JensJensJens TeubnerTeubnerTeubner hardwarehardwarehardware so soso that thatthat the thethe inherent inherentinherent parallelism parallelismparallelism of ofof these thesethese devices devicesdevices can cancan be bebe leveraged leveragedleveraged in inin an anan optimal optimaloptimal way. way.way. Finally, Finally,Finally, the thethe book bookbook willwillwill illustrate illustrateillustrate a aa number numbernumber of ofof concrete concreteconcrete examples examplesexamples that thatthat exploit exploitexploit different differentdifferent advantages advantagesadvantages of ofof FPGAs FPGAsFPGAs for forfor data datadata processing. processing.processing. LouisLouisLouis WoodsWoodsWoods AboutAboutAbout SYNTHESIs SYNTHESIsSYNTHESIs ThisThisThis volume volumevolume is isis a aa printed printedprinted version versionversion of ofof a aa work workwork that thatthat appears appearsappears in inin the thethe Synthesis SynthesisSynthesis MORGANMORGANMORGAN DigitalDigitalDigital Library LibraryLibrary of ofof Engineering EngineeringEngineering and andand Computer ComputerComputer Science. Science.Science. Synthesis SynthesisSynthesis Lectures LecturesLectures provideprovideprovide concise, concise,concise, original originaloriginal presentations presentationspresentations of ofof important importantimportant research researchresearch and andand development developmentdevelopment topics,topics,topics, published publishedpublished quickly, quickly,quickly, in inin digital digitaldigital and andand print printprint formats. formats.formats. For ForFor more moremore information informationinformation visitvisitvisit www.morganclaypool.com www.morganclaypool.comwww.morganclaypool.com & & & CLAYPOOLCLAYPOOLCLAYPOOL ISBN:ISBN:ISBN: 978-1-62705-060-9978-1-62705-060-9978-1-62705-060-9 MorganMorganMorgan & & & ClaypoolClaypoolClaypool PublishersPublishersPublishers 999000000000000 SSSYNTHESISYNTHESISYNTHESIS LLLECTURESECTURESECTURES ONONON DDDATAATAATA MMMANAGEMENTANAGEMENTANAGEMENT www.morganclaypool.comwww.morganclaypool.comwww.morganclaypool.com 999777888111666222777000555000666000999 M.M.M. Tamer TamerTamer Özsu, Özsu,Özsu, Series SeriesSeries Editor EditorEditor Data Processing on FPGAs Synthesis Lectures on Data Management Editor M. Tamer Özsu, University of Waterloo Synthesis Lectures on Data Management is edited by Tamer Özsu of the University of Waterloo. e series will publish 50- to 125 page publications on topics pertaining to data management. e scope will largely follow the purview of premier information and computer science conferences, such as ACM SIGMOD, VLDB, ICDE, PODS, ICDT, and ACM KDD. Potential topics include, but not are limited to: query languages, database system architectures, transaction management, data warehousing, XML and databases, data stream systems, wide scale data distribution, multimedia data management, data mining, and related subjects. Data Processing on FPGAs Jens Teubner and Louis Woods 2013 Perspectives on Business Intelligence Raymond T. Ng, Patricia C. Arocena, Denilson Barbosa, Giuseppe Carenini, Luiz Gomes, Jr. Stephan Jou, Rock Anthony Leung, Evangelos Milios, Renée J. Miller, John Mylopoulos, Rachel A. Pottinger, Frank Tompa, and Eric Yu 2013 Semantics Empowered Web 3.0: Managing Enterprise, Social, Sensor, and Cloud-based Data and Services for Advanced Applications Amit Sheth and Krishnaprasad irunarayan 2012 Data Management in the Cloud: Challenges and Opportunities Divyakant Agrawal, Sudipto Das, and Amr El Abbadi 2012 Query Processing over Uncertain Databases Lei Chen and Xiang Lian 2012 Foundations of Data Quality Management Wenfei Fan and Floris Geerts 2012 iii Incomplete Data and Data Dependencies in Relational Databases Sergio Greco, Cristian Molinaro, and Francesca Spezzano 2012 Business Processes: A Database Perspective Daniel Deutch and Tova Milo 2012 Data Protection from Insider reats Elisa Bertino 2012 Deep Web Query Interface Understanding and Integration Eduard C. Dragut, Weiyi Meng, and Clement T. Yu 2012 P2P Techniques for Decentralized Applications Esther Pacitti, Reza Akbarinia, and Manal El-Dick 2012 Query Answer Authentication HweeHwa Pang and Kian-Lee Tan 2012 Declarative Networking Boon au Loo and Wenchao Zhou 2012 Full-Text (Substring) Indexes in External Memory Marina Barsky, Ulrike Stege, and Alex omo 2011 Spatial Data Management Nikos Mamoulis 2011 Database Repairing and Consistent Query Answering Leopoldo Bertossi 2011 Managing Event Information: Modeling, Retrieval, and Applications Amarnath Gupta and Ramesh Jain 2011 Fundamentals of Physical Design and Query Compilation David Toman and Grant Weddell 2011 iv Methods for Mining and Summarizing Text Conversations Giuseppe Carenini, Gabriel Murray, and Raymond Ng 2011 Probabilistic Databases Dan Suciu, Dan Olteanu, Christopher Ré, and Christoph
Load more

Recommended publications
  • Field Programmable Gate Arrays with Hardwired Networks on Chip
    Field Programmable Gate Arrays with Hardwired Networks on Chip PROEFSCHRIFT ter verkrijging van de graad van doctor aan de Technische Universiteit Delft, op gezag van de Rector Magnificus prof. ir. K.C.A.M. Luyben, voorzitter van het College voor Promoties, in het openbaar te verdedigen op dinsdag 6 november 2012 om 15:00 uur door MUHAMMAD AQEEL WAHLAH Master of Science in Information Technology Pakistan Institute of Engineering and Applied Sciences (PIEAS) geboren te Lahore, Pakistan. Dit proefschrift is goedgekeurd door de promotor: Prof. dr. K.G.W. Goossens Copromotor: Dr. ir. J.S.S.M. Wong Samenstelling promotiecommissie: Rector Magnificus voorzitter Prof. dr. K.G.W. Goossens Technische Universiteit Eindhoven, promotor Dr. ir. J.S.S.M. Wong Technische Universiteit Delft, copromotor Prof. dr. S. Pillement Technical University of Nantes, France Prof. dr.-Ing. M. Hubner Ruhr-Universitat-Bochum, Germany Prof. dr. D. Stroobandt University of Gent, Belgium Prof. dr. K.L.M. Bertels Technische Universiteit Delft Prof. dr.ir. A.J. van der Veen Technische Universiteit Delft, reservelid ISBN: 978-94-6186-066-8 Keywords: Field Programmable Gate Arrays, Hardwired, Networks on Chip Copyright ⃝c 2012 Muhammad Aqeel Wahlah All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without permission of the author. Printed in The Netherlands Acknowledgments oday when I look back, I find it a very interesting journey filled with different emotions, i.e., joy and frustration, hope and despair, and T laughter and sadness.
    [Show full text]
  • Intel Quartus Prime Pro Edition User Guide: Partial Reconfiguration Send Feedback
    Intel® Quartus® Prime Pro Edition User Guide Partial Reconfiguration Updated for Intel® Quartus® Prime Design Suite: 19.3 Subscribe UG-20136 | 2019.11.18 Send Feedback Latest document on the web: PDF | HTML Contents Contents 1. Creating a Partial Reconfiguration Design.......................................................................4 1.1. Partial Reconfiguration Terminology..........................................................................5 1.2. Partial Reconfiguration Process Sequence..................................................................6 1.3. Internal Host Partial Reconfiguration........................................................................ 7 1.4. External Host Partial Reconfiguration........................................................................ 9 1.5. Partial Reconfiguration Design Considerations............................................................9 1.5.1. Partial Reconfiguration Design Guidelines.................................................... 11 1.5.2. PR File Management.................................................................................12 1.5.3. Evaluating PR Region Initial Conditions....................................................... 16 1.5.4. Creating Wrapper Logic for PR Regions........................................................16 1.5.5. Creating Freeze Logic for PR Regions.......................................................... 17 1.5.6. Resetting the PR Region Registers.............................................................. 18 1.5.7. Promoting
    [Show full text]
  • CHAPTER 3: Combinational Logic Design with Plds
    CHAPTER 3: Combinational Logic Design with PLDs LSI chips that can be programmed to perform a specific function have largely supplanted discrete SSI and MSI chips in board-level designs. A programmable logic device (PLD), is an LSI chip that contains a “regular” circuit structure, but that allows the designer to customize it for a specific application. PLDs sold in the market is not customized with specific functions. Instead, it is programmed by the purchaser to perform a function required by a particular application. PLD-based board-level designs often cost less than SSI/MSI designs for a number of reasons. Since PLDs provide more functionality per chip, the total chip and printed- circuit-board (PCB) area are less. Manufacturing costs are reduced in other ways too. A PLD-based board manufacturer needs to keep samples of few, “generic” PLD types, instead of many different MSI part types. This reduces overall inventory requirements and simplifies handling. PLD-type structures also appear as logic elements embedded in LSI chips, where chip count and board areas are not an issue. Despite the fact that a PLD may “waste” a certain number of gates, a PLD structure can actually reduce circuit cost because its “regular” physical structure may use less chip area than a “random logic” circuit. More importantly, the logic function performed by the PLD structure can often be “tweaked” in successive chip revisions by changing just one or a few metal mask layers that define signal connections in the array, instead of requiring a wholesale addition of gates and gate inputs and subsequent re-layout of a “random logic” design.
    [Show full text]
  • NASDAQ Stock Market
    Nasdaq Stock Market Friday, December 28, 2018 Name Symbol Close 1st Constitution Bancorp FCCY 19.75 1st Source SRCE 40.25 2U TWOU 48.31 21st Century Fox Cl A FOXA 47.97 21st Century Fox Cl B FOX 47.62 21Vianet Group ADR VNET 8.63 51job ADR JOBS 61.7 111 ADR YI 6.05 360 Finance ADR QFIN 15.74 1347 Property Insurance Holdings PIH 4.05 1-800-FLOWERS.COM Cl A FLWS 11.92 AAON AAON 34.85 Abiomed ABMD 318.17 Acacia Communications ACIA 37.69 Acacia Research - Acacia ACTG 3 Technologies Acadia Healthcare ACHC 25.56 ACADIA Pharmaceuticals ACAD 15.65 Acceleron Pharma XLRN 44.13 Access National ANCX 21.31 Accuray ARAY 3.45 AcelRx Pharmaceuticals ACRX 2.34 Aceto ACET 0.82 Achaogen AKAO 1.31 Achillion Pharmaceuticals ACHN 1.48 AC Immune ACIU 9.78 ACI Worldwide ACIW 27.25 Aclaris Therapeutics ACRS 7.31 ACM Research Cl A ACMR 10.47 Acorda Therapeutics ACOR 14.98 Activision Blizzard ATVI 46.8 Adamas Pharmaceuticals ADMS 8.45 Adaptimmune Therapeutics ADR ADAP 5.15 Addus HomeCare ADUS 67.27 ADDvantage Technologies Group AEY 1.43 Adobe ADBE 223.13 Adtran ADTN 10.82 Aduro Biotech ADRO 2.65 Advanced Emissions Solutions ADES 10.07 Advanced Energy Industries AEIS 42.71 Advanced Micro Devices AMD 17.82 Advaxis ADXS 0.19 Adverum Biotechnologies ADVM 3.2 Aegion AEGN 16.24 Aeglea BioTherapeutics AGLE 7.67 Aemetis AMTX 0.57 Aerie Pharmaceuticals AERI 35.52 AeroVironment AVAV 67.57 Aevi Genomic Medicine GNMX 0.67 Affimed AFMD 3.11 Agile Therapeutics AGRX 0.61 Agilysys AGYS 14.59 Agios Pharmaceuticals AGIO 45.3 AGNC Investment AGNC 17.73 AgroFresh Solutions AGFS 3.85
    [Show full text]
  • IBIS Open Forum Minutes
    IBIS Open Forum Minutes Meeting Date: March 12, 2010 Meeting Location: Teleconference VOTING MEMBERS AND 2010 PARTICIPANTS Actel (Prabhu Mohan) Agilent Radek Biernacki, Ming Yan, Fangyi Rao AMD Nam Nguyen Ansoft Corporation (Steve Pytel) Apple Computer (Matt Herndon) Applied Simulation Technology (Fred Balistreri) ARM (Nirav Patel) Cadence Design Systems Terry Jernberg*, Wenliang Dai, Ambrish Varma Cisco Systems Syed Huq*, Mike LaBonte*, Tony Penaloza, Huyen Pham, Bill Chen, Ravindra Gali, Zhiping Yang Ericsson Anders Ekholm*, Pete Tomaszewski Freescale Jon Burnett, Om Mandhana Green Streak Programs Lynne Green Hitachi ULSI Systems (Kazuyoshi Shoji) Huawei Technologies (Jinjun Li) IBM Adge Hawes* Infineon Technologies AG (Christian Sporrer) Intel Corporation (Michael Mirmak), Myoung (Joon) Choi, Vishram Pandit, Richard Mellitz IO Methodology Lance Wang* LSI Brian Burdick* Mentor Graphics Arpad Muranyi*, Neil Fernandes, Zhen Mu Micron Technology Randy Wolff* Nokia Siemens Networks GmbH Eckhard Lenski* Samtec (Corey Kimble) Signal Integrity Software Walter Katz*, Mike Steinberger, Todd Westerhoff, Barry Katz Sigrity Brad Brim, Kumar Keshavan Synopsys Ted Mido Teraspeed Consulting Group Bob Ross*, Tom Dagostino Toshiba (Yasumasa Kondo) Xilinx Mike Jenkins ZTE (Huang Min) Zuken Michael Schaeder OTHER PARTICIPANTS IN 2010 AET, Inc. Mikio Kiyono Altera John Oh, Hui Fu Avago Razi Kaw Broadcom Mohammad Ali Curtiss-Wright John Phillips ECL, Inc. Tom Iddings eSilicon Hanza Rahmai Exar Corp. Helen Nguyen Mindspeed Bobby Altaf National Semiconductor Hsinho Wu* NetLogic Microsystems Eric Hsu, Edward Wu Renesas Technology Takuji Komeda Simberian Yuriy Shlepnev Span Systems Corporation Vidya (Viddy) Amirapu Summit Computer Systems Bob Davis Tabula David Banas* TechAmerica (Chris Denham) Texas Instruments Bonnie Baker Independent AbdulRahman (Abbey) Rafiq, Robert Badal In the list above, attendees at the meeting are indicated by *.
    [Show full text]
  • 2014 International Conference on Green Computing Communication and Electrical Engineering
    2014 International Conference on Green Computing Communication and Electrical Engineering (ICGCCEE 2014) Coimbatore, India 6-8 March 2014 Pages 1-875 IEEE Catalog Number: CFP1460X-POD ISBN: 978-1-4799-4981-6 1/2 TABLE OF CONTENTS VOLUME 1 A NOVEL ROBUST & FAULT TOLERANCE FRAMEWORK FOR WEBSERVICES USING WS- I* SPECIFICATION.............................................................................................................................................................1 Pandey, Akhilesh Kumar ; Kumar, Abhishek ; Zade, Farahnaz Rezaeian A SURVEY OF SELF ORGANIZING TRUST METHOD TO AVOID MALICIOUS PEERS FROM PEER TO PEER NETWORK ..............................................................................................................................................6 Samuvelraj, G. ; Nalini, N. CONTRIVANCE OF ENERGY EFFICIENT ROUTING ALGORITHM IN WIRELESS BODY AREA NETWORK.............................................................................................................................................................. 10 Sridharan, Srivatsan ; Jammalamadaka, Sridhar EFFECTIVE DEFENDING AGAINST FLOOD ATTACK USING STREAM-CHECK METHOD IN TOLERANT NETWORK................................................................................................................................................... 17 Kuriakose, Divya ; Daniel, D. ANONYMOUS ROUTING TECHNIQUE IN MANET FOR SECURE TRANSMISSION: ART .............................. 21 Vijayan, Aleesha ; Yamini, C. DEFINING THE FRAMEWORK FOR WIRELESS-AMI SECURITY IN SMART GRID.......................................
    [Show full text]
  • PCI PIN Transaction Security (PTS) Point of Interaction (POI)
    Payment Card Industry (PCI) PIN Transaction Security (PTS) Point of Interaction (POI) Modular Security Requirements Version 4.0 June 2013 Document Changes Date Version Description February 2010 3.x RFC version April 2010 3.0 Public release October 2011 3.1 Clarifications and errata, updates for non-PIN POIs, encrypting card readers February 2013 4.x RFC version June 2013 4.0 Public release Payment Card Industry PTS POI Security Requirements v4.0 June 2013 Copyright 2013 PCI Security Standards Council LLC Page 1 Table of Contents Document Changes ................................................................................................................. 1 About This Document .............................................................................................................. 4 Purpose .................................................................................................................................. 4 Scope of the Document .......................................................................................................... 4 Main Differences from Previous Version ................................................................................. 5 PTS Approval Modules Selection ........................................................................................... 6 Foreword .................................................................................................................................. 7 Evaluation Domains ...............................................................................................................
    [Show full text]
  • Ice40 Ultraplus Family Data Sheet
    iCE40 UltraPlus™ Family Data Sheet FPGA-DS-02008 Version 1.4 August 2017 iCE40 UltraPlus™ Family Data Sheet Copyright Notice Copyright © 2017 Lattice Semiconductor Corporation. All rights reserved. The contents of these materials contain proprietary and confidential information (including trade secrets, copyright, and other Intellectual Property interests) of Lattice Semiconductor Corporation and/or its affiliates. All rights are reserved. You are permitted to use this document and any information contained therein expressly and only for bona fide non-commercial evaluation of products and/or services from Lattice Semiconductor Corporation or its affiliates; and only in connection with your bona fide consideration of purchase or license of products or services from Lattice Semiconductor Corporation or its affiliates, and only in accordance with the terms and conditions stipulated. Contents, (in whole or in part) may not be reproduced, downloaded, disseminated, published, or transferred in any form or by any means, except with the prior written permission of Lattice Semiconductor Corporation and/or its affiliates. Copyright infringement is a violation of federal law subject to criminal and civil penalties. You have no right to copy, modify, create derivative works of, transfer, sublicense, publicly display, distribute or otherwise make these materials available, in whole or in part, to any third party. You are not permitted to reverse engineer, disassemble, or decompile any device or object code provided herewith. Lattice Semiconductor Corporation reserves the right to revoke these permissions and require the destruction or return of any and all Lattice Semiconductor Corporation proprietary materials and/or data. Patents The subject matter described herein may contain one or more inventions claimed in patents or patents pending owned by Lattice Semiconductor Corporation and/or its affiliates.
    [Show full text]
  • Architecture Description and Packing for Logic Blocks with Hierarchy, Modes and Complex Interconnect
    Architecture Description and Packing for Logic Blocks with Hierarchy, Modes and Complex Interconnect Jason Luu, Jason Anderson, and Jonathan Rose The Edward S. Rogers Sr. Department of Electrical and Computer Engineering University of Toronto, Toronto, ON, Canada jluu|janders|[email protected] SRHI D SRLO Reset Type INIT1 Q CE Sync/Async ABSTRACT COUT INIT0 CK SR FF/LAT DX The development of future FPGA fabrics with more sophis- DMUX DI2 D6:1 A6:A1 W6:W1 D ticated and complex logic blocks requires a new CAD flow D O6 FF/LAT O5 DX INIT1 Q DQ D INIT0 CK DI1 SRHI that permits the expression of that complexity and the abil- CE SRLO WEN MC31 SRHI D SRLO CK Q SR DI INIT1 CE INIT0 ity to synthesize to it. In this paper, we present a new logic CK SR CX CMUX block description language that can depict complex intra- DI2 C6:1 A6:A1 W6:W1 C C O6 block interconnect, hierarchy and modes of operation. These FF/LAT O5 CX INIT1 Q CQ D INIT0 CK DI1 CE SRHI SRLO features are necessary to support modern and future FPGA WEN MC31 SRHI CK D SRLO SR CI INIT1 Q CE INIT0 complex soft logic blocks, memory and hard blocks. The key CK SR BX BMUX part of the CAD flow associated with this complexity is the DI2 B6:1 A6:A1 W6:W1 B B O6 packer, which takes the logical atomic pieces of the complex O5 FF/LAT BX INIT1 Q BQ D DI1 INIT0 CK CE SRHI SRLO WEN MC31 SRHI CK blocks and groups them into whole physical entities.
    [Show full text]
  • Examples of FPLD Families: Actel ACT, Xilinx LCA, Altera MAX 5000 & 7000
    Examples of FPLD Families: Actel ACT, Xilinx LCA, Altera MAX 5000 & 7000 1 Actel ACT Family ¯ The Actel ACT family employs multiplexer-based logic cells. ¯ A row-based architecture is used in which the logic cells are arranged in rows with horizontal routing channels between adjacent rows of logic cells. Interconnect Logic cell 2 ACT 1 Logic Modules ¯ ACT 1 FPGAs use a single type of logic module. Logic Module Logic Module Logic Module M1 A0 F A0 D Actel ACT 0 F1 A1 0 M3 F1 A1 1 '1' 1 SA F1 S F SA 0 F F2 C 0 M2 1 B0 1 B0 S D 0 B1 0 F2 B1 1 F2 '1' 1 SB (a) S SB S3 A S0 S3 S0 '0' S1 O1 S1 O1 B F=(A·B)+(B'·C)+D (b) (c) (d) (a) An Actel FPGA. (b) An ACT 1 logic module. (c) An implementation of an ACT 1 logic module using pass transistors. (d) An example of function implementation by an ACT 1 logic module. 3 ACT 2 and ACT 3 Logic Modules ¯ Both ACT 2 and ACT 3 FPGAs use two types of logic module. C-Module S-Module (ACT 2) S-Module (ACT 3) D00 D00 SED00 SE D01 D01 D01 D10 YOUTD10 YQD10 YQ D11 D11 D11 A1 A1 A1 B1 S1 B1 S1 B1 S1 A0 A0 A0 B0 S0 CLR S0 B0 S0 CLR CLK CLK (a) (b) (c) SE (sequential element) SE 1 1 D D Q Q Z Z D 0 0 Q CLK C2 S S C1 master slave C2 latch latch CLR CLR C1 CLR combinational logic for clock flip-flop macro and clear D 1D Q CLK C1 (d) (e) (a) The C-module used by both ACT 2 and ACT 3 FPGAs.
    [Show full text]
  • Efpgas : Architectural Explorations, System Integration & a Visionary Industrial Survey of Programmable Technologies Syed Zahid Ahmed
    eFPGAs : Architectural Explorations, System Integration & a Visionary Industrial Survey of Programmable Technologies Syed Zahid Ahmed To cite this version: Syed Zahid Ahmed. eFPGAs : Architectural Explorations, System Integration & a Visionary Indus- trial Survey of Programmable Technologies. Micro and nanotechnologies/Microelectronics. Université Montpellier II - Sciences et Techniques du Languedoc, 2011. English. tel-00624418 HAL Id: tel-00624418 https://tel.archives-ouvertes.fr/tel-00624418 Submitted on 16 Sep 2011 HAL is a multi-disciplinary open access L’archive ouverte pluridisciplinaire HAL, est archive for the deposit and dissemination of sci- destinée au dépôt et à la diffusion de documents entific research documents, whether they are pub- scientifiques de niveau recherche, publiés ou non, lished or not. The documents may come from émanant des établissements d’enseignement et de teaching and research institutions in France or recherche français ou étrangers, des laboratoires abroad, or from public or private research centers. publics ou privés. Université Montpellier 2 (UM2) École Doctorale I2S LIRMM (Laboratoire d'Informatique, de Robotique et de Microélectronique de Montpellier) Domain: Microelectronics PhD thesis report for partial fulfillment of requirements of Doctorate degree of UM2 Thesis conducted in French Industrial PhD (CIFRE) framework between: Menta & LIRMM lab (Dec.2007 – Feb. 2011) in Montpellier, FRANCE “eFPGAs: Architectural Explorations, System Integration & a Visionary Industrial Survey of Programmable Technologies” eFPGAs: Explorations architecturales, integration système, et une enquête visionnaire industriel des technologies programmable by Syed Zahid AHMED Presented and defended publically on: 22 June 2011 Jury: Mr. Guy GOGNIAT Prof. at STICC/UBS (Lorient, FRANCE) President Mr. Habib MEHREZ Prof. at LIP6/UPMC (Paris, FRANCE) Reviewer Mr.
    [Show full text]
  • Spartan-II FPGA Family Data Sheet
    R Spartan-II FPGA Family Data Sheet DS001 March 12, 2021 Product Specification This document includes all four modules of the Spartan®-II FPGA data sheet. Module 1: Module 3: Introduction and Ordering Information DC and Switching Characteristics DS001-1 (v2.9) March 12, 2021 DS001-3 (v2.9) March 12, 2021 • Introduction • DC Specifications •Features - Absolute Maximum Ratings • General Overview - Recommended Operating Conditions • Product Availability - DC Characteristics • User I/O Chart - Power-On Requirements - DC Input and Output Levels • Ordering Information • Switching Characteristics Module 2: - Pin-to-Pin Parameters Functional Description - IOB Switching Characteristics - Clock Distribution Characteristics DS001-2 (v2.9) March 12, 2021 - DLL Timing Parameters • Architectural Description - CLB Switching Characteristics - Spartan-II Array - Block RAM Switching Characteristics - Input/Output Block - TBUF Switching Characteristics - Configurable Logic Block - JTAG Switching Characteristics - Block RAM - Clock Distribution: Delay-Locked Loop Module 4: - Boundary Scan Pinout Tables • Development System DS001-4 (v2.9) March 12, 2021 • Configuration • Pin Definitions - Configuration Timing • Pinout Tables • Design Considerations IMPORTANT NOTE: This Spartan-II FPGA data sheet is in four modules. Each module has its own Revision History at the end. Use the PDF "Bookmarks" for easy navigation in this volume. © 2000-2021 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein
    [Show full text]