Character Formats 17

Total Page:16

File Type:pdf, Size:1020Kb

Character Formats 17 View metadata, citation and similar papers at core.ac.uk brought to you by CORE provided by Lehigh University: Lehigh Preserve Lehigh University Lehigh Preserve Theses and Dissertations 1-1-1979 A video display - graphics terminal for use with an S-100 based microcomputer. Thomas L. Carpenter Follow this and additional works at: http://preserve.lehigh.edu/etd Part of the Electrical and Computer Engineering Commons Recommended Citation Carpenter, Thomas L., "A video display - graphics terminal for use with an S-100 based microcomputer." (1979). Theses and Dissertations. Paper 2062. This Thesis is brought to you for free and open access by Lehigh Preserve. It has been accepted for inclusion in Theses and Dissertations by an authorized administrator of Lehigh Preserve. For more information, please contact [email protected]. A VIDEO DISPLAY - GRAPHICS TERMINAL FOR USE WITH AN S-100 BASED MICROCOMPUTEh by Thomas L. Carpenter, III A Thesis Presented to the Graduate Committee of Lehigh University in Candidacy for the Degree of Master of Science in Electrical Engineering Lehigh University 1979 ProQuest Number: EP76335 All rights reserved INFORMATION TO ALL USERS The quality of this reproduction is dependent upon the quality of the copy submitted. In the unlikely event that the author did not send a complete manuscript and there are missing pages, these will be noted. Also, if material had to be removed, a note will indicate the deletion. uest ProQuest EP76335 Published by ProQuest LLC (2015). Copyright of the Dissertation is held by the Author. All rights reserved. This work is protected against unauthorized copying under Title 17, United States Code Microform Edition © ProQuest LLC. ProQuest LLC. 789 East Eisenhower Parkway P.O. Box 1346 Ann Arbor, Ml 48106-1346 This thesis is accepted and approved in partial fulfillment of the requirements for the degree of Master of Science. -fer^ ?fofessor in Charge Chairman of DepartraenF -ii- ACKNOWLEDGEMENTS I wish to express ray appreciation to Professor A. I. Larky who was the major advisor for this thesis. I further wish to acknowledge the total support of my family during all phases of this project. My wife Carol, my daughter Becky, and my son Timothy, all relinquished a great deal of time so that 1 could devote my full attention to this thesis. -iii- CONTENTS PAGE Abstract 1 Introduction 3 Chapter 1 Functional Description ft Chapter 2 Custom Devices 11 Chapter 3 The Mode and Attribute Control 1*1 Chapter 4 The Character Formats 17 Chapter 5 The Address Bus ; 19 Chapter 6 The Data Bus 21 Chapter 7 Clocks and Character Timing 23 Chapter 8 Special Attributes and Other Funnies 25 Conclusions 27 iv TABLES PAGE Table 1: The CRT 5027 Capabilities 28 Table 2: The CRT 8002 Capabilities 29 FIGURES PAGE Figure 1 Block Diagram of Overall System 30 Figure 2: Division of Memory Sections 31 Figure 3: Screen Format 32 Figure 4 Character Block Format 33 Figure 5 Wide Graphics Character Format 34 Figure 6 Thin Graphics Character Format 35 Figure 7 Clocks and Attribute Latch 36 Figure 8: CRT in Alphanumeric Mode 37 Figure 9 CRT in Dot Graphics Mode 38 Figure 10: CRT in Mixed Mode 39 Figure 11 Block Diagram of Address Bus 40 Figure 12: Block Diagram of Data Bus 41 Figure 13: Timing Diagram 42 vi APPENDIX SYSTEM SCHEMATICS PAGE THE ADDRESS BUS 45 THE DATA BUS 46 CRT CONTROL CIRCUITRY 47 CLOCKS AND MODE CONTROL 48 1K MEMORY SECTION 49 VDGT CIRCUIT BOARD LAYOUT 50 vii ABSTRACT This paper describes a Video Display/Graphics Terminal(VDGT)- a system for intermixing alphanuraerics and dot graphics on a single TV monitor. The VDGT board plugs directly into an S-100 Bus Microcomputer and occupies 8K bytes of memory space divided into two separate memory sections - a IK byte section for stor- ing the alphanumeric characters and a 7K bytes section for storing a 256 X 22H dot matrix. Custom devices are incorporated into the VDGT to provide the synchronization signals, to generate the DMA addresses, and to convert the data into characters for display. These devices also provide the VDGT with four modes of operation and such attributes as Under- line, Reverse Video, Character Blank, etc. The four modes are the Alphanumeric mode, the Wide Graphic mode, the External Data (dot matrix) mode, and the Thin Graphics mode. This thesis describes an augmentation of these modes, Mixed Mode, which is the major distinguishing feature between this system and other hobby systems. This Mixed Mode allows all of the modes and attributes -1- to be intermixed on a character-by-character basis. This Mixed Mode includes displaying all or any portion of the 256 X 22*4 dot matrix intermixed with the other modes. The VDGT was constructed and interfaced to a SOL-20 microcomputer (which uses an Intel 8080 CPU and is organized around an S-100 bus). The detailed description of the system design and implementation is the basis for this thesis. -2- INTRODUCTION The introduction of the ALTAIR 8800 microcomputer in Popular Electronics in 1975 [1.2], can be credited with creating the home computing market. This system, comprised of an Intel 8080 microprocessor; a front panel with toggle switches and light emitting diodes; a memory board with 256 bytes of read/write random access memory (RAM); a power supply; and a cabinet; offered an easily expandable computer system at a price, an order of magni- tude, lower than commercial systems. It soon became ap- parent to many Altair owners that the human interface to such a powerful machine should consist of more than rea lights and toggle switches; furthermore, input/output dev- ices operating at Teletype speeds (10 characters per second) were not well matched to the CPU speed of 2 MHz. The DECWRITER terminal, with a speed of 30 characters per second, is neither fast enough nor inexpensive enough for the hobby market. Another new device also emerging at this tine was the Video-Keyboard Terminal (VKT). The VKT, which can accept input at rates up to 9600 baud and display its output on a Cathode Ray Tube (CRT), was adopted rapidly in the -3- minicomputer world by such manufacturers as Hewelett- Packard, Tektronix and Honeywell; but it too had the disadvantage of having a price comparable to that of the microcomputer itself. Nevertheless, the VKT stirred many to consider what minimum circuitry was necessary to implement its functions [3]. The CRT was, in many cases, an ordinary TV monitor built into the same cabinet as the keyboard; with elec- tronics to decode the keys and send the data to a local memory where it would be converted into the dot patterns needed to display the character. A video mixing circuit would combine the video synchronization information with the dot patterns and send the composite signal to the TV monitor. It was not long before the microcomputer enthusiasts published designs showing how to implement the VKT with an ordinary home TV set used for the monitor. These designs usually placed the character memory in the processor's address space and eliminated the need to send the data to a separate device. This allowed writing characters on the TV screen as fast as the program could read them and store them into memory. A full screen of 1024 characters could be updated in only 6 milliseconds! BYTE Magazine and others published articles [4,53 -4- showing the necessary circuitry needed to construct a TV Typewriter (VKT). Small companies started offering hardware to interface directly to the ALTAIH Bus (now known as the S-100 Bus) to generate the VKT functions internally to the microcomputer. One such company, Pro- cessor Technology, Inc., offered a Video Display Moault (VDM-1), which provided all the necessary functions to display alphanumerics directly on a TV monitor. The char- acter memory was a 1K RAM located on the VDM-1 board it- self. The software that was provided with the VDM-1 tooK care of all the housekeeping needed to organize the memory into lines of text; to provide scrolling; and to enable reverse video. As time passed, it became apparent that the power of this microcomputer, just as its bigger brother the mini- computer, was in its ability to manipulate and display data. The VDM-1 could be used to display only alphanumer- ic characters; tabular data; or, at best, a rather crude graph. Since the VDM-1 page format was 64 characters per row and 16 rows per page, only a 61 X 16 matrix could be utilized for graphics. This left a great deal of machine capability unutilized. A dot plotter could be used to generate the output needed to display data in a graphic format. Dot matrix -5- plotters and line (vector) plotters are common throughout industry to produce just the kind of graphic representa- tion of data that the microcomputer Is capable of generat- ing; however, afs with a commercial VKT, the cost is prohi- bitive. A study of the VDM-1 showed [6] that there was actually a very fine dot matrix being generated on the TV screen. The dot matrix that was required to display a single char- acter was 9 dots wide by 13 dots high, and even though there were only 16 lines of 64 characters, the VDM-1 was generating a 576 X 208 dot matrix to display the 102^ characters per frame. Although these dots are not indivi- dually addressable in the VDM-1, it seemed possible to construct circuitry to create a display in which each dot (or pixel) would be individually controllable and stored in a single bit in memory; they would then be displayed as a dot matrix on the TV screen.
Recommended publications
  • RZ Family Microprocessors Brochure
    RZ FAMILY Renesas Microprocessor 2018.10 THE NEXT-GENERATION PROCESSOR TO MEET THE NEEDS OF THE SMART SOCIETY HAS ARRIVED. achine In M te n r a f a m c u e H ntr wo Co ol Net rk CONTENTS RZ/A SERIES ___________________________________________ 04 RZ/G SERIES ___________________________________________ 10 RZ/T SERIES ___________________________________________ 16 RZ/N SERIES ___________________________________________ 22 RZ SPECIFICATIONS ______________________________________ 28 PACKAGE LINEUP _______________________________________ 38 02-03 The utilization of intelligent technology is advancing in all aspects of our lives, including electric household appliances, industrial equipment, building management, power grids, and transportation. The cloud-connected “smart society” is coming ever closer to realization. Microcontrollers are now expected to provide powerful capabilities not available previously, such as high-performance and energy-efficient control combined with interoperation with IT networks, support for human-machine interfaces, and more. To meet the demands of this new age, Renesas has drawn on its unmatched expertise in microcontrollers to create the RZ family of embedded processors. The lineup of these “next-generation processors that are as easy to use as conventional microcontrollers” to meet different customer requirements. The Zenith of the Renesas micro As embedded processors to help build the next generation of advanced products, the RZ family offers features not available elsewhere and brings new value to customer applications.
    [Show full text]
  • Computer Architecture (BCA Part-I)
    Biyani's Think Tank Concept based notes Computer Architecture (BCA Part-I) Micky Haldya Revised By: Jyoti Sharma Deptt. of Information Technology Biyani Girls College, Jaipur 2 Published by : Think Tanks Biyani Group of Colleges Concept & Copyright : Biyani Shikshan Samiti Sector-3, Vidhyadhar Nagar, Jaipur-302 023 (Rajasthan) Ph : 0141-2338371, 2338591-95 Fax : 0141-2338007 E-mail : [email protected] Website :www.gurukpo.com; www.biyanicolleges.org ISBN: 978-93-81254-38-0 Edition : 2011 Price : While every effort is taken to avoid errors or omissions in this Publication, any mistake or omission that may have crept in is not intentional. It may be taken note of that neither the publisher nor the author will be responsible for any damage or loss of any kind arising to anyone in any manner on account of such errors and omissions. Leaser Type Setted by : Biyani College Printing Department For More Details: - www.gurukpo.com Computer Architecture 3 Preface am glad to present this book, especially designed to serve the needs of the I students. The book has been written keeping in mind the general weakness in understanding the fundamental concepts of the topics. The book is self-explanatory and adopts the “Teach Yourself” style. It is based on question-answer pattern. The language of book is quite easy and understandable based on scientific approach. Any further improvement in the contents of the book by making corrections, omission and inclusion is keen to be achieved based on suggestions from the readers for which the author shall be obliged. I acknowledge special thanks to Mr.
    [Show full text]
  • Integration of Linux Graphics Component in an Intelligent Device
    Integration of Linux Graphics Component in an Intelligent Device Magnus Erkenfelt M˚ansZigher Lund Institute of Technology Lund University November 9, 2007 ii Abstract In this thesis, a Linux graphics system is proposed, implemented, and dis- cussed. The most common graphics manager of Linux is called the X Server. It uses a server architecture that is not optimal when working with embedded systems, due to its memory footprint and unnecessary power consumption. The idea was to design the architecture so that the graphics system is a component of the operating system and fits into a simple C library. A direct interaction with the graphics hardware is configured and implemented on the system. The thesis introduces the concept of a graphics device called frame buffer as used to communicate with the hardware. It also describes the different modules needed to build a complete embedded Linux system. Using the pro- posed implementation, a fully operational system with a memory footprint under 5 MB can be achieved. iii iv Acknowledgements First of all, our thanks go to Mikrodidakt AB for giving us the opportunity to work on this thesis, especially to our supervisor P¨arL¨ofgrenwho always pushed us in the right direction. Also thanks to Pierre Nugues for ideas and support, and Jens Hellstr¨omfor his Linux expertise. v vi Contents 1 Introduction 1 1.1 The product . 1 1.2 Purpose of Thesis . 4 1.3 Problem Formulation . 4 1.4 Thesis Overview . 5 2 Background 7 2.1 Linux . 7 2.2 The Linux Kernel . 9 2.3 The Linux File System .
    [Show full text]
  • RZ Family Microprocessors Brochure
    RZ FAMILY MICROPROCESSORS 64-Bit & 32-Bit Arm-based high-end MPUs 2021.07 THE NEXT-GENERATION PROCESSOR TO MEET THE NEEDS OF THE SMART SOCIETY HAS ARRIVED. achine In M te n r a f a m c u e H ntr wo Co ol Net rk CONTENTS RZ/V SERIES ___________________________________________ 04 RZ/G SERIES ___________________________________________ 08 RZ/A SERIES ___________________________________________ 16 RZ/T SERIES ___________________________________________ 22 RZ/N SERIES ___________________________________________ 30 PACKAGE LINEUP _______________________________________ 35 02-03 The utilization of intelligent technology is advancing in all aspects of our lives, including electric household appliances, industrial equipment, building management, power grids, and transportation. The cloud-connected “smart society” is coming ever closer to realization. Microcontrollers are now expected to provide powerful capabilities not available previously, such as high-performance and energy-efficient control combined with interoperation with IT networks, support for human-machine interfaces, and more. To meet the demands of this new age, Renesas has drawn on its unmatched expertise in microcontrollers to create the RZ family of embedded processors. The lineup of these “next-generation processors that are as easy to use as conventional microcontrollers” to meet different customer requirements. The Zenith of the Renesas micro As embedded processors to help build the next generation of advanced products, the RZ family offers features not available elsewhere and
    [Show full text]
  • A Hybrid-Parallel Architecture for Applications in Bioinformatics
    A Hybrid-parallel Architecture for Applications in Bioinformatics M.Sc. Jan Christian Kässens Dissertation zur Erlangung des akademischen Grades Doktor der Ingenieurwissenschaften (Dr.-Ing.) der Technischen Fakultät der Christian-Albrechts-Universität zu Kiel eingereicht im Jahr 2017 Kiel Computer Science Series (KCSS) 2017/4 dated 2017-11-08 URN:NBN urn:nbn:de:gbv:8:1-zs-00000335-a3 ISSN 2193-6781 (print version) ISSN 2194-6639 (electronic version) Electronic version, updates, errata available via https://www.informatik.uni-kiel.de/kcss The author can be contacted via [email protected] Published by the Department of Computer Science, Kiel University Computer Engineering Group Please cite as: Ź Jan Christian Kässens. A Hybrid-parallel Architecture for Applications in Bioinformatics Num- ber 2017/4 in Kiel Computer Science Series. Department of Computer Science, 2017. Dissertation, Faculty of Engineering, Kiel University. @book{Kaessens17, author = {Jan Christian K\"assens}, title = {A Hybrid-parallel Architecture for Applications in Bioinformatics}, publisher = {Department of Computer Science, CAU Kiel}, year = {2017}, number = {2017/4}, doi = {10.21941/kcss/2017/4}, series = {Kiel Computer Science Series}, note = {Dissertation, Faculty of Engineering, Kiel University.} } © 2017 by Jan Christian Kässens ii About this Series The Kiel Computer Science Series (KCSS) covers dissertations, habilitation theses, lecture notes, textbooks, surveys, collections, handbooks, etc. written at the Department of Computer Science at Kiel University. It was initiated in 2011 to support authors in the dissemination of their work in electronic and printed form, without restricting their rights to their work. The series provides a unified appearance and aims at high-quality typography. The KCSS is an open access series; all series titles are electronically available free of charge at the department’s website.
    [Show full text]
  • The New Xbox 360 250GB CPU GPU Soc
    The new Xbox 360 250GB CPU GPU SoC Rune Jensen, Microsoft Bob Drehmel, IBM Hot Chips 22 8/23/2010 Xbox 360 250GB System CPU GPU SoC Module • CPU GPU Die • High Performance CPU & GPU • GDDR3 Memory Interface • Video Output • PCIe • Embedded DRAM Die Custom South Bridge • IO Connectivity • System Management Custom Video Display Controller Optical Disk Drive Flash and IO Connectivity 250GB HDD Wireless 802.11N Integration 2 CPU, GPU Process Migrations CPU 90nm, 2005 65nm, 2007 GPU 45nm, 2010 90nm, 2005 65nm, 2008 3 Motivation for Integrated CPU GPU SoC Cost and Power Savings • Front Side Bus Removal • Single Package • IBM 45nm SOI Technology 35x35mm Package, Simplified Console Design 1156 Balls • Motherboard Footprint • Power Delivery • Thermal Design • Single Heatsink + Fan Integrated CPU GPU Embedded DRAM 4 CPU GPU SoC: Features & Block Diagram CPU • Three 3.2 GHz PowerPC® cores • Shared 1MB L2 cache • Per Core: • Dual Thread Execution • 32K L1 I-cache, 32K L1 D-cache • 2-issue per cycle • Branch, Integer, Load/Store Units • VMX128 Units enhanced for games GPU • 48 parallel unified shaders • 24 billion shader instructions per second • 4 billion pixels/sec pixel fill rate • 500 million triangles/sec geometry rate • High Speed IO interface to 10 MB EDRAM Compatibility • Functional and Performance equivalent to prior Xbox 360 GPU/CPU • FSB Latency and BW match prior FSB 5 Technology Chip Statistics • 372M transistors • 45nm SOI, Ultra-low k dielectric CPU Core CPU Core • 10 levels of metal • 153 array types, ~1000 instances • 1.8 million
    [Show full text]
  • RZ/A1H Group Graphics Library "RGA" Introduction This Application Note Describes the Graphics Library RGA (Renesas Graphics Architecture) of RZ/A1H
    Application Note RZ/A1H Group Graphics Library "RGA" Introduction This application note describes the Graphics Library RGA (Renesas Graphics Architecture) of RZ/A1H. The following lists features of the RGA. Allows high-speed drawing using the hardware acceleration. The API created based on the W3C standard HTML Canvas 2D Context achieves easy learning. In addition, the RGA provides C++API that is operable as an interface that is backward compatible with HTML Canvas 2D Context. The memory area provided by the application is available as a drawing destination or for input images. Allows drawing of translucent images and translucent drawing using an alpha mask. The RGA provides a conversion tool that can access image files as global variables. (This conversion tool operates on the host PC.) Target Device RZ/A1H Group RZ/A1M Group RZ/A1L Group When applying the sample program covered in this application note to another microcomputer, modify the program according to the specifications for the target microcomputer and conduct an extensive evaluation of the modified program. Restrictions This library is not compatible with the vector graphics supported by Renesas Graphics Processor for OpenVG™ (R-GPVG2). The hardware acceleration is used only for a part of drawing (Table 1-2), (6.11.1). RZ/A1L does not use hardware acceleration. And it cannot use a part of drawing. (Table 1-3) This library cannot be used in multiple threads. Use the RGA in a single thread. R01AN2162EJ0401 Rev.4.01 Page 1 of 144 Jan.27.21 RZ/A1H Group Graphics Library RGA Contents Graphics Library "RGA" .................................................................................................................
    [Show full text]
  • Renesas Microprocessor RZ Family
    RZ FAMILY Renesas Microprocessor www.renesas.com 2017.07 01-02 THE NEXT-GENERATION PROCESSOR TO MEET THE NEEDS OF THE SMART SOCIETY HAS ARRIVED. The utilization of intelligent technology is advancing in all aspects of our lives, including electric household appliances, industrial equipment, building management, power grids, and transportation. The cloud-connected “smart society” is coming ever closer to realization. Microcontrollers are now expected to provide powerful capabilities not available previously, such as high-performance and energy-efficient control combined with interoperation with IT networks, support for human-machine interfaces, and more. To meet the demands of this new age, Renesas has drawn on its unmatched expertise in microcontrollers to create the new RZ family of embedded processors. The lineup of these “next-generation processors that are as easy to use as conventional microcontrollers” spans four product series to meet different customer requirements. The Zenith of the Renesas micro As embedded processors to help build the next generation of advanced products, the RZ family offers features not available elsewhere and brings new value achine In M te to customer applications. n r a f a m c u e H ¢ RZ Family Roadmap RZ/G1H Cortex®-A15x4 (1.4GHz) Cortex®-A7x4(780MHz) G6400, H.264 32bit×2ch DDR3-1600 RZ/G1M Cortex®-A15x2 (1.5GHz) RZ/G-next SGX544MP2, H.264 (T.B.D) 32bit×2ch DDR3L-1600 RZ/G1N Cortex®-A15x2 (1.5GHz) ntr wo SGX544MP2, H.264 Co ol Net rk 32bit×1ch DDR3L-1600 RZ/G series 3D Graphics RZ/G1E RZ/G1C Cortex®-A7x2 (1.0GHz) Cortex®-A7x2 (1.0GHz) HMI MPU SGX540, H.264 SGX531, H.264 32bit×1ch DDR3-1333 32bit×1ch DDR3-1000 RZ/A1H RZ/A-next Cortex®-A9(400MHz) RZ/A1LU Cortex®-A9(400MHz) 10MB, WXGA, 2D RZ/A1M 3MB, XGA, JPEG RZ/A series Cortex®-A9(400MHz) for HMI Apps.
    [Show full text]
  • PC Hardware Contents
    PC Hardware Contents 1 Computer hardware 1 1.1 Von Neumann architecture ...................................... 1 1.2 Sales .................................................. 1 1.3 Different systems ........................................... 2 1.3.1 Personal computer ...................................... 2 1.3.2 Mainframe computer ..................................... 3 1.3.3 Departmental computing ................................... 4 1.3.4 Supercomputer ........................................ 4 1.4 See also ................................................ 4 1.5 References ............................................... 4 1.6 External links ............................................. 4 2 Central processing unit 5 2.1 History ................................................. 5 2.1.1 Transistor and integrated circuit CPUs ............................ 6 2.1.2 Microprocessors ....................................... 7 2.2 Operation ............................................... 8 2.2.1 Fetch ............................................. 8 2.2.2 Decode ............................................ 8 2.2.3 Execute ............................................ 9 2.3 Design and implementation ...................................... 9 2.3.1 Control unit .......................................... 9 2.3.2 Arithmetic logic unit ..................................... 9 2.3.3 Integer range ......................................... 10 2.3.4 Clock rate ........................................... 10 2.3.5 Parallelism .........................................
    [Show full text]
  • Datasheet (1993)
    D A'U 5-11 E E T WD90C33 High Performance VGA Controller ~ WESTERN DIGITAL Copyright © 1993 Western Digital Corporation All Rights Reserved Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corpora­ tion reserves the right to change specHications at any time without notice. Western Digital, AutoSwitch, and Paradise are registered trademarks and CacheFlow, Caviar, FIT Lab, Hyperseek, Interarchitecture, PinScan, Piranha, SAM, Tidbit, and TrueShade are trademarks of Western Digital Corporation. Other marks may be mentioned herein that belong to other Companies. Western Digital Corporation Western Digital Plaza, 8105 Irvine Center Drive, Irvine, CA 92718 For Service and Literature, call: (714) 932-4900 WD90C33 TABLE OF CONTENTS Section Title Page 1.0 INTRODUCTION ......................•.........................•..... 1 1. 1 General Description .. • . .• 1 1. 2 Features • . • . • . .. 1 1. 3 Document Scope .... • . • . .. 2 2.0 WD90C33 ARCHITECTURE ...........•.•............................... 3 3.0 WD9OC33 INTERFACES .••..............••..•..............•.•.•....... 4 3. 1 Introduction .•....................•............................ 4 3. 2 CPU (Host) And BIOS ROM Interface •.............................. 5 3. 3 Local Bus Video Subsystem Interface . • . .. 7 3.4 AT Compatible Bus Subsystem ....•............................... 8 3. 5 AT Compatible Interface (16-bits) and 8-bit BIOS ...................... 9 3.6 AT Compatible Interface (16-bits) and 16-bit BIOS ... " ............... 10 3. 7 DRAM Interface ................•.•............................ 11 3. 8 Two or Four 64K by 16 DRAM Interface ...........................
    [Show full text]
  • Learn Computer Pre-Tech
    Learn Computer Pre-Tech Copyright 2008 by C. M. Vining Pre-Tech v1.1 Page 1 of 96 Table of Contents Introduction to Computer Pre-Tech........................4 The BIOS Chip and BIOS Recovery................42 Acronyms................................................................5 The BIOS business...........................................43 Curriculum Outline Computer Pre-Tech.................6 CMOS...............................................................43 Rules for Fighting Fires..........................................9 ROM BIOS......................................................43 How to Operate an Extinguisher......................10 POST (Power On Self Test).............................44 The Fire Triangle..............................................11 Undocumented FDISK:....................................44 Classes of Fires.................................................12 FDISK /MBR...................................................44 Computer Equipment Recycling...........................13 Boot Sequence:.................................................44 A+ Exams..............................................................14 Bus Structure.........................................................46 Exam details.....................................................14 First generation.................................................46 Identifying hardware components....................14 Second generation............................................46 Identifying Operating Systems.........................15 Third generation...............................................46
    [Show full text]
  • Intel740™ Graphics Accelerator
    Intel740™ Graphics Accelerator Software Developer’s Manual September 1998 Order Number: 290617-003 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. The Intel740 graphics accelerator may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available upon request. I2C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel. Implementations of the I2C bus/protocol or the SMBus bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from: http://www.intel.com or call 1-800-548-4725 Copyright © Intel Corporation, 1997-1998 *Third-party brands and names are the property of their respective owners.
    [Show full text]