DOCSLIB.ORG

PDF Download

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
PDF Download Ext.Ided Abstract! of th€ 1995 Inl.mational Cotrf€rmce otr Solid state D€vicc! atrd Ma&rieb, Osaka, 195, pp. l-3 Invited Four-Terminal Device Electronics for Intelligent Silicon Integrated Systems Tadahim OIIMI and Tadashi SHIBATA DePartuent of Elecrrpnic EngineefinS, Tohohr Univenily Aza-Aoba, AranakL Aobahl Sendai 980-77 JAPAN We rvill propose tlre concept ofhigh-fi:nctionality "four-terminal device" which surpass€s the three-terminal devices like MOSFET's and bipolartransistors in the ability of current control fimctions. The enhanced functionality at ther€ry elemental tansistor le\€l is most essential to create human-like intelligence at systern levels. Neuron MOSFET (vMOS), a multiple-inpu! terminal floating-gate dwice, is takor as an e|<ample offour-terminal device, and the implementatiom of intelligent electronic cirouits has been demonsaated. The binary-multivalue-anilog merged algorithm conducted by vMOS circuits is a key to realize highly flexible computation while assuring the noise immune feature of the binsry logic. l.Introduction propagate only at a speed of 2 - 3m/sec in the brain. Again 107 Thanks to the great advancement in the microfabrication times fasterforelectonic s1'stems. Why is it impossible at all for technologies, giga transistor integration on a chip has become an electronic system to carry out a real-time action? possible. With such a huge number of transistors on a single The most rmporlant difference exists in the basic firnctionality silicon chip, however, the electronic systerns are still far from of an elemental device: a transistor is a simple switch controlled being intelligent as compared to biological systems in many by a single inputwhile a neuron is a multiple-input thresholding respects. element. This difference does not seem very sipgrificant but A frog finds a fly passing through and catches it in a creates a tremendous difference at the system level in terms of moment. This actionhas been created by a series of information al gorithm and architechre. The very rigorous on-and-off sl'itching processing carried out rvithin this small creature. This includes characteristics of a "three-terminal" transistor is the very reason catch of the fly image on a retina, identification of the object as for the rigidness u'e feel with digital systems. Seemingly flexible his meal, computation of its expected motion followed by the features of PC's are no more than a illusion procluced by activation of motor neurons to catch the fly. Such a real-time elaborate software technologies. Behind the software, a action, however, is impossible even with the most advanced tremendous amount of numerical calculations are being super computers of today. Something important is lacking in the conductedon the hardware, making a real time response of the present-day electronic computing systems. system impossible. What we are presenting in this paper is that the enhancement 'Flexibilitl'," "fine-grain hards'are parallelism," and "real-time inthefilrctionalityof an elemental transistor is most essential in pro€rammability" are three key features required for integrated order to circumvent the diffrculty. Namely, the introduction of circuit hardu'are in order to realized intelligent functions at a the concept of "four-terminal device" that functionally surpasses system level. the so-called three-terminal devices like MOS transistors and 'Two-Terminal'Device "Three-Terminal" Device bipolar transistors is critically demanded. /l 2. Human Brain vs. Computers ?\ srd-terminat"_li Basic hardware computing performances are compared )u* between a human brain and a super computer in Fig. l. The Y)* switching speed of a transistor, the very basic element of a I a nerve t/ computer, is - 10-rrsec, while the response time of cell nrurtn is approximately 0.1sec. The transistor is l0r0 times faster than its biological counterpart. Signals on metal interconnectspropagate at a speed of light while nerve impulses ll_ o -Computationin five stages- Multi-lnput Simple Switch Thresholding Element Fig. l. Computing petformances compared betu'een a human Fig. 2. Functionality enhancement from two-terminal device to brain and a super computer. four-terminal device. compatible to implementing very rigid binary digital algorithms Three-Terminal Four-Terminal based on the Boolean algebra, but far from being flexible. In a Device i Device I four-terminal device, ho\l'ever, the ctrrent is not uniquely v^^ vo"rj"' l_ dctemined wrderlhe same circumstance because the additional J---TL fourth terminal can give an opportunity to fuither control the s"fto---_-1" s tslo o output current. Namely, the manner in u'hich the current is ,o VO: const +- Vs increasing lo VD: const control by the third terminal is fuither modified by the voltage u tv u n signal given to the fourlh tcrminal. In other n'ords, the four- u tAu il terminal device is a device in rvhich the degree of fieedom in I- I I lll I I I r / / / / I / / / /_ current controllability is increased to a three dimensional span o Vc, as shou'n in Fig. 2. Such a functionality enhancement in the Fig. 3. Comparison betrveen ttu'ee-terminal device and four- device is most essential in realizing flexible information terminal device (vMOS). processing scheme on the hardrvare. A neuron MOSFET (vMOS)2) shorvn in Fig. 4 is the first C.,V,,+CrVr+'-.+CnVn four-terminal device, u'hich eventually has multiple fourth vl v2 vn Or= ') v; cro, terminals. Due to its fi.rnctional similaritv to the mathcmatical 999tt-----------l A_ -J- + ..L model of a neuron3), $,e named the device rrF neuron MOSFET \. FLOATING GATE + (neuMOS or vMOS for short). or-r Transistor "furns ON" SOURCE- DRAIN 4. Binary-Multivalued-Analog Merged Computation Fig. 4. Schematic of a neuron MOS transistor. Fig.5 shou's the real-time rule-variable data matching circuits implemented by three-terminal devices (conventional CMOS) Three Terminal Device Circuits Four Terminal Device Circuits and four-terminal device (vMOS)a's). The circuit gives an u u output of I when the two input signals (analog or Multivalued) Multi-Valued-oi"Aiil->r_* *Blflou, are matched within the margin specified by a windorv signal. Mufti-Vatued or'o' Such signal processing is rrer]'essential in handling image data. rnout\l!5f,-f{l?'1' The big difference in the quantity of hardware is evident in the figure. In the pure digital case, the A/D conrrerter overhead is Votn too large to equip with each pixel in a two dimensional array, Therefore the sequential computation scheme is an inevitable choice, requiring a large computational powers of MPU's. The very small-scale implementation by the four-terminal device trffi allorvs us to equip each pixel with the circuit. Hardrvare parallelithm thus achieved is undoubtedly faster than the 7@OT/s+ 192Tr'g € Eloments + 24Transistors sequential scheme and the only way to realize a real-time 10 stages + 18 Critical Path c} stages {= I stages response of a system. Fig. 5. Real-time rule-variable data matching circuits. Such a great simplification in the hardware comes fiom the use of analog data in the circuit. But it should be stressed here 3. Four-Terminal l)evice Elcctronics that analog signals are only generated in the floating gate of Fig.2swnmarizes the functionality enhancement in a device vMOS'temporarily. and immediately the decision is made by from trvo terminal device to four terminal devicet). In a tlo- the thresholding action of vMOS to yield the binary ansu'er of terminal device, like apn diode or a vacuum diode, the current "yes" or "no." This computation scheme is quite different from flon'ing through the device is uniquely determined by the voltage ttre pure analog computation in that the noise or errors generated difference befiveen the trvo terminals. Diodes can be only used in a stage do not propagate and accumulate. This hardrvare as rectifiers. No sophisticated applications can be generated algorithm possesses the high-degree of flexibility of analog from such a primitive functionality. In a three-terminal device, processing while presen ing the rigorousness of the binary however, like an MOS transistor, a bipolar transistor or a digital algorithm. vacuum triode as well, the current flowing through the two main Based on this scheme, a new concept vMOS logic calted terminals is controlled by the voltage signal grven to the third flexware has been developed as shown in Fig. 6. The two-input terminal. As a result, the current controllability has been flexu'are shown in Fig. 6(a) can represent all 16 possible expanded to a tr.vo dimensional span. Such a functional Boolean functions with the identical hardware configuration. enhancement in the cunrnt control yields a great flexibilitf in Each funition is real-time selected by changing the control constnrcting more complex sl'stems. This has enabled us to signals given to Vo -V, terminals. Figure 6(b) shows a develop the concept of electronic circuits, including amplificrs, photomicrograph of an eighrvariable symmetric flexware oscillators, and digital computing systems. It is not too much to circuito). The circuit can represent all 512 symmetric Boolean say that the electronics in the 20th century has been created by functions for eight input variables in which each function is three-tcrminal devices. selected by a binary control code given to Vo - terminals. In the three-terminal device, howe\rer, the current (drain \ The circuit is composed of only 22 transistors (20 vMOS'and current) is uniquely determined by the third-terminal voltage hvo regular MOS'). Sueh a great flexibility in altering the circuit (gate voltage) rvhen the drain voltage is fixed (see Fig. 3), thus function will allow us to develop a new-concept computer creating the function of a curent sn'itch.
Load more

Recommended publications
  • A Review on VDMOS As a Power MOSFET
    IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-ISSN: 2278-2834, p- ISSN: 2278-8735 A Review on VDMOS as a Power MOSFET Surbhi Sharma Vani Gupta1, Shivani Saxena2 1(M.TECH VLSI Banasthali Vidyapith) 2 (Assistant Professor, Dept. of Electronics, Banasthali Vidyapith) ABSTRACT: Today's electronics scenario finds itself with advancement in the field of fore most important component MOSFET. Though one step ahead of MOSFET, power MOSFETs find prime and superior choice for discrete components in circuits as well as today's integrated circuits. Moreover the revolutionary usage of power mosfet for significant power handling capacity lead to the discovery of a whole new genre of power Mosfet such as VDMOS. The progressive demand for high power radio frequency applications in wireless market and superior switching speed makes VDMOS a worthy choice. This paper actuates the working model of VDMOS with its characteristics and working parameters such as breakdown voltage, on-resistance etc. Keywords - Commutation, Power Mosfet, Transconductance,V-groove MOSFET, Vertical diffused MOSFET I. INTRODUCTION VDMOS has highly accomplished features of large input impedance, high switching speed and well heat stability. Its wide range of features have been applied to motor drive, switch power supply, automotive electronics and energy saving lamp and so on. The development of power MOSFETS began in 1970s VMOS (vertical MOSFET), after a decade DDMOS (double diffused MOSFET) technology was introduced. The VDMOS (vertically diffused MOSFET and LDMOS (laterally diffused MOSFET) were derived from the DDMOS technology. Thus the first generation of VDMOS was launched. Currently, the development of VDMOS in our country is still in its prime and the research is still in its maturing stage.
    [Show full text]
  • S Driving MOSPOWER® Fets
    s Siiiconix Application Note AN79-4 Driving MOSPOWER® FETs Dave Hoffman INTRODUCTION January 1979 Using VMOS Power FETs you can achieve performance When driving VMOS it must be kept in mind that the never before possible—if you drive them properly. This dynamic input impedance is very different than the static article describes circuits and suggests design methods to input impedance. The input of a VMOS device is capa- be used in order to obtain the performance from VMOS citive. The DC input impedance is very high but the AC that you need. input impedance varies with frequency. Because of this effect, the rise and fall times of VMOS are dependent on When designing with VMOS there are some facts that the output impedance of the circuit driving it. The first must be kept in mind in order to get optimum results approximation of the rise or fall time is simply with every circuit. The first fact is that VMOS is a very high frequency device. The cut-off frequency for all VMOS tror tf = 2.2 (1) FETs is several hundred megahertz. Most power designers are not used to designing with extremely high frequency where R.QUT is the output impedance of the drive circuit. devices because with bipoiars the frequency response This equation is valid only if the drain load resistance decreases as the power increases. The very high frequency is much larger than RQUT- Knowing this fact, along with response of VMOS is the basis for many of its advantages the fact that there is no storage or delay time with VMOS, but it must be kept in mind while designing.
    [Show full text]
  • CRYOGENIC CHARACTERISTICS of Igbts
    CRYOGENIC CHARACTERISTICS OF IGBTs by SHAOYONG YANG A thesis submitted to The University of Birmingham for the degree of DOCTOR OF PHILOSOPHY Electronic, Electrical and Computer Engineering School of Engineering The University of Birmingham July 2005 University of Birmingham Research Archive e-theses repository This unpublished thesis/dissertation is copyright of the author and/or third parties. The intellectual property rights of the author or third parties in respect of this work are as defined by The Copyright Designs and Patents Act 1988 or as modified by any successor legislation. Any use made of information contained in this thesis/dissertation must be in accordance with that legislation and must be properly acknowledged. Further distribution or reproduction in any format is prohibited without the permission of the copyright holder. Abstract Applications are now starting to emerge for superconducting devices in the areas of electrical power conversion and management, for example superconducting windings for marine propulsion motors, superconducting fault current limiters and superconducting magnet energy storage (SMES). Many of these applications also require power electronics, and it is therefore timely to consider the possibility of locating the power electronics in the cryo- system with the superconducting devices. Although significant work has been undertaken on the cryogenic operation of small devices, little has been published on larger devices, particularly the IGBT. This therefore forms the focus of this study. To examine the cryogenic performance of the sample devices, a cryo-system consisting of a cold chamber, a helium-filled compressor and vacuum pumps was built. Static, gate charge and switching tests were carried out on three types of IGBT modules, PT (punch-through), NPT (non-punch-through) and IGBT3 respectively, in the temperature range of 50 to 300 K.
    [Show full text]
  • A Fefet Based Processing-In-Memory Architecture for Solving Distributed Least-Square Optimizations
    A FeFET Based Processing-In-Memory Architecture for Solving Distributed Least-Square Optimizations Insik Yoon1, Muya Chang1, Kai Ni2, Matthew Jerry2, Samantak Gangopadhyay1, Gus Smith3, Tomer Hamam1, 3 1 4 2 1 Vijaykrishnan Narayanan , Justin Romberg , Shih-Lien Lu , Suman Datta and Arijit Raychowdhury 1Georgia Institute of Technology, Atlanta, GA 30318, USA, 2University of Notre Dame, Notre Dame, IN 46556 USA 3Pennsylvania State University, State College, PA 16801 USA, 4TSMC, Taiwan Email: [email protected] /Phone: (678)643-5264 Introduction: HfO2 based ferroelectric FET (FeFET) has recently received great interest for its application in nonvolatile memory (NVM) [1]. Unlike conventional perovskite based ferroelectric materials, HfO2 is CMOS compatible and retains ferroelectricity for thin film with thickness around 10 nm. Therefore, successful integration of ferroelectric HfO2 into advanced CMOS technology makes this technology highly promising for NVM [1]. Moreover, by tuning the portion of switched ferroelectric domain, a FeFET can exhibit multiple intermediate states, which enables its application as an analog conductance in mixed-signal in-memory computing. Currently, such architectures have been applied to neuromorphic computing [2,3]. In this paper, we present a processing-in-memory (PIM) architecture with FeFETs and demonstrate how this can be used to solve a new class of optimization problems, in particular, distributed least square minimization. Device Operation and Modeling: The operation of FeFET is illustrated in Fig. 1. A positive/negative gate pulse erase/program the device by setting the ferroelectric polarization to point toward the channel/gate, which would set the device in low/high VTH state, respectively. The corresponding IDS-VGS characteristics for the two states are shown in Fig.
    [Show full text]
  • Real-Time Reconfigurable Devices Implemented in UV-Light Programmable Floating-Gate CMOS
    Real-time reconfigurable devices implemented in UV-light programmable floating-gate CMOS by Snorre Aunet June 2002 A dissertation submitted to the Norwegian University of Science and Technology Faculty of Information Technology, Mathematics and Electrical Engineering in partial fulfillment of the requirements for the degree of Doktor Ingenipr. ii iii Abstract This dissertation describes using theory, computer simulations and labora ­ tory measurements a new class of real time reconfigurable UV-programmable floating-gate circuits operating with current levels typically in the pA to fiA range, implemented in a standard double-poly CMOS technology. A new design method based on using the same basic two-MOSFET circuits extensively is proposed, meant for improving the opportunities to make larger FGUVMOS circuitry than previously reported. By using the same basic circuitry extensively, instead of different circuitry for basic digital functions, the goal is to ease UV-programming and test and save circuitry on chip and I/O-pads. Matching of circuitry should also be improved by using this approach. Compact circuitry can be made, reducing wiring and active components. Compared to earlier FGUVMOS approaches the number of transistors for implementing the CARRY’ of a FULL-ADDER is reduced from 22 to 2. A complete FULL-ADDER can be implemented using only 8 transistors. 2- MOSFET circuits able to implement CARRY’, NOR, NAND and INVERT functions are demonstrated by measurements on chip, working with power supply voltages ranging from 800 mV down to 93 mV. An 8-transistor FULL-ADDER might use 2500 times less energy than a FULL-ADDER implemented using standard cells in the same 0.6 fim CMOS technology while running at 1 MHz.
    [Show full text]
  • The Matching of Small Capacitors for Analog Vlsi
    THE MATCHING OF SMALL CAPACITORS FOR ANALOG VLSI Bradley A. Minch Chris Diorio Paul Hasler Carver Mead Computation and Neural Systems California Institute of Technology Pasadena, CA 91125 (818) 395-6996 [email protected] ABSTRACT b4 b3 62 bo The capacitor has become the dominant passive component bi for analog circuits designed in standard CMOS processes. 5-to-25 Thus, capacitor matching is a primary factor in determin- Decoder ing the precision of many analog circuit techniques. In ... ... this paper, we present experimental measurements of the vsweep mismatch between square capacitors ranging in size from ... ... 6 pm x 6 pm to 20 pm x 20 pm fabricated in a standard 2 pm double-poly CMOS process available through MOSIS. For a size of 6 pm x 6 pm, we have found that those capacitors that fell within one standard deviation of the mean matched to better than 1%.For the 20 pm x 20 pm size, we observed that those capacitors that fell within 1 standard deviation - of the mean matched to about 0.2%. Finally, we observed the effect of nonidentical surrounds on capacitor matching. Figure 1. Experimental setup used to measure ca- 1. INTRODUCTION pacitance mismatch. As analog circuits have been integrated with digital circuits [7] operating in the subthreshold region [8], using the ex- on CMOS chips, the capacitor has come to dominate ana- perimental setup depicted in Fig. 1. A vMOS transistor is log circuit design. In many ca.ses, resistors are unavailable in CMOS processes, and inductors are generally unattrac- a floating-gate MOS transistor with multiple control gates that capacitively couple into the floating gate, establish- tive for use in the design of all but RF or microwave cir- ing the floating gate’s voltage via a capacitive divider.
    [Show full text]
  • A Closed Form Analytical Model of Back-Gated 2-D Semiconductor Negative Capacitance Field Effect Transistors
    Received 21 November 2017; accepted 21 December 2017. Date of publication 27 December 2017; date of current version 15 January 2018. The review of this paper was arranged by Editor J. Kumar. Digital Object Identifier 10.1109/JEDS.2017.2787137 A Closed Form Analytical Model of Back-Gated 2-D Semiconductor Negative Capacitance Field Effect Transistors CHUNSHENG JIANG 1,2, MENGWEI SI 2, RENRONG LIANG1,JUNXU1, PEIDE D. YE 2 (Fellow, IEEE), AND MUHAMMAD ASHRAFUL ALAM2 (Fellow, IEEE) 1 Tsinghua National Laboratory for Information Science and Technology, Institute of Microelectronics, Tsinghua University, Beijing 100084, China 2 School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907, USA CORRESPONDING AUTHORS: R. LIANG; M. A. ALAM (e-mail: [email protected]; [email protected]) This work was supported in part by the National Key Research and Development Program of China under Grant 2016YFA0302300 and Grant 2016YFA0200400, in part by the National Science and Technology Major Project of China under Grant 2016ZX02301001, in part by the National Natural Science Foundation of China under Grant 61306105, and in part by the Tsinghua University Initiative Scientific Research Program. ABSTRACT Steep slope (SS < 60 mV/dec at room temperature) negative capacitance (NC) FETs, based on the 2-D transition metal dichalcogenide semiconductor channel materials, may have a promising future in low-power electronics because of their high on-state current and very high on/off ratio. In this paper, we develop an analytically compact drain current model for long-channel back-gated 2-D NC-FETs by solving the classical drift-diffusion equations.
    [Show full text]
  • Trench Gate Power MOSFET: Recent Advances and Innovations Raghvendra Sahai Saxena and M
    Trench Gate Power MOSFET: Recent Advances and Innovations Raghvendra Sahai Saxena and M. Jagadesh Kumar Raghavendra S. Saxena and M. Jagadesh Kumar, "Trench Gate Power MOSFET: Recent Advances and Innovations", Advances in Microelectronics and Photonics, (Ed., S. Jit), Chapter 1, Nova Science Publishers, Inc. 400 Oser Avenue, Suite 1600, Hauppauge, NY 11788, USA, pp:1-23, 2012. Chapter 1 Trench Gate Power MOSFET: Recent Advances and Innovations Raghvendra Sahai Saxena and M. Jagadesh Kumar The trench gate MOSFET has established itself as the most suitable power device for low to medium voltage power applications by offering the lowest possible ON resistance among all MOS devices. The evolution of the trench gate power MOSFET has been discussed in this chapter, starting right from its beginnings to the recent trends. The innovations in the structural improvements to meet the requirements for an efficient operation, the progress in the fabrication process technology, the characterization methods and various reliability issues have been emphasized. I. INTRODUCTION From the very beginning in the history of mankind, there have been continuous and systematic scientific efforts to make our lives easy and comfortable. The development of power electronic devices is one of the steps towards that goal as these devices provide the means to control heavy electro- mechanical loads, industrial machines etc. to perform difficult tasks that would have been impossible otherwise. In these applications, a huge amount of electrical energy is required, which is acquired from an electrical source and stored in various elements and finally released in a controlled manner for our intended use of driving various devices and systems.
    [Show full text]
  • Neuron MOS Binary-Logic Integrated Circuits. II. Simplifying
    Neuron MOS Binary-Logic Integrated Circuits - Part II: Simplifying Techniques of Circuit Configuration and their Practical Applications 著者 大見 忠弘 journal or IEEE Transactions on Electron Devices publication title volume 40 number 5 page range 974-979 year 1993 URL http://hdl.handle.net/10097/48000 doi: 10.1109/16.210207 974 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 40, NO. 5. MAY IYY3 Neuron MOS Binary-Logic Integrated Circuits- Part 11: Simplifying Techniques of Circuit Configuration and their Practical Applications Tadashi Shibata, Member, IEEE, and Tadahiro Ohmi, Member, IEEE Abstract-In Part I1 of the paper, the fundamental circuit 11. ELIMINATIONOF INPUT-STAGED/A CONVERTER ideas developed in Part I [l]are applied to practical circuits and the impact of neuron MOSFET on the implementation of The basic configuration of vMOS logic circuits pre- binary-logic circuits is examined. For this purpose, two tech- sented in Part I [I] employs a D/A converter circuit at the niques to simplify the circuit configurations are presented. It is input stage which translates the combination of binary in- shown that the input-stage D/A converter circuit in the basic put signals into a single multivalued variable Vpthat we configuration can be eliminated without any major problems, call a principal variable. Then the design of a vMOS bi- resulting in improved noise margins and speed performance. Then the design technique for symmetric functions is pre- nary-logic circuit reduces to the definition of a functional sented, which is especially important when the number of input form of the so-called universal literal function in the ter- variables is increased.
    [Show full text]
  • Investigating 50Nm Channel Length Mosfets Containing a Dielectric
    Investigating 50nm channel length vertical MOSFETs containing a dielectric pocket, in a circuit environment D. Donaghy, S. Hall V. D. Kunz, C. H. de Groot, P. Ashburn Department of Electrical Engineering & Department of Electronics & Computer Science, Electronics, University of Liverpool, Liverpool, University of Southampton, Southampton SO17 L69 3BX, England 1BJ, England [email protected], [email protected] Abstract ESD/output buffer circuitry. Vertical structures without body contacts can half the transistor area [2]. The use of The performance potential of a 50nm channel length a dielectric pocket can reduce charge sharing between vertical MOSFET (vMOS) architecture is assessed by the body and the gate, thus allowing better threshold numerical simulation and the use of a circuit level voltage control or the channel length to be shortened model. The vMOS architecture incorporates some novel [3,4]. The pocket serves to suppress high leakage features, namely a dielectric pocket for suppression of currents due to the parasitic bipolar transistor. short channel effects and strategies to reduce parasitic Furthermore the pocket prevents boron diffusion into the overlap capacitance. The model allows quantification of body during device fabrication and so mitigates bulk performance limitations arising from drain and source punch-through. The vMOS is compared here to a 350nm overlap capacitances, which are shown to constitute up lateral production device for gate lengths of 50nm and to 60% of the total inverter capacitance. The model 350nm at the 350nm technology node for the condition allows some optimisation of performance from a circuit that power supply, VDD ~ 4 Vth (threshold voltage). perspective.
    [Show full text]
  • Effect of Transition from PD to FD Operation on the Depletion Isolation Effect in Vertical Mosfets
    1 Effect of transition from PD to FD operation on the depletion isolation effect in vertical MOSFETs M. M. A. Hakim*, C. H. de Groot*, E. Gili*, T. Uchino*, S. Hall** and Peter Ashburn* Email:[email protected] *Microelectronics Group, University of Southampton, Highfield, Southampton, SO17 1BJ, UK **Dept. of EEE, University of Liverpool, Brownlow Hill, Liverpool L69 3GJ, UK Abstract-We study the effect of transition from However no work has been reported on FD VMOS partially depleted to fully depleted operation on the transistors or on the transition from PD to FD operation depletion isolation effect in vertical MOSFETs. The and the impact of substrate conduction during this impact of the body contact during this transition is transition. In this article a comprehensive investigation of exemplified. It is found that for pillar thickness > 120 the transition from PD to FD operation on the depletion nm the body contact is effective and for pillar isolation is done during source on top mode of operation. thickness < 60 nm is ineffective. In VMOS devices with Subsequently the impact of the body contact on depletion pillar thicknesses of 60-120 nm, even though the isolation is reported at various pillar thickness to gain existence of depletion isolation is identified, substrate physical insight into the behavior of thin pillar body conduction is found to reduce floating body effects and contacted VMOS devices. improve the breakdown voltage. We show that the reduction of the pillar thickness results in the gradual ineffectiveness of the body contact. The impact of substrate conduction on the breakdown voltage and kink behavior is also gradually reduced.
    [Show full text]
  • Condition Monitoring for Discrete Packaged Insulated Gate Bipolar
    CONDITION MONITORING FOR DISCRETE PACKAGED INSULATED GATE BIPOLAR TRANSISTORS IN POWER CONVERTERS by Syed Huzaif Ali APPROVED BY SUPERVISORY COMMITTEE: ___________________________________________ Dr. Bilal Akin, Chair ___________________________________________ Dr. Mehrdad Nourani ___________________________________________ Dr. Ghanshyamsinh Gohil ___________________________________________ Dr. Hoi Lee Copyright 2018 Syed Huzaif Ali All Rights Reserved Dedicated to my wife, sister, father and late mother CONDITION MONITORING FOR DISCRETE PACKAGED INSULATED GATE BIPOLAR TRANSISTORS IN POWER CONVERTERS by SYED HUZAIF ALI, BE, MS DISSERTATION Presented to the Faculty of The University of Texas at Dallas in Partial Fulfillment of the Requirements for the Degree of DOCTOR OF PHILOSOPHY IN ELECTRICAL ENGINEERING THE UNIVERSITY OF TEXAS AT DALLAS August 2018 ACKNOWLEDGMENTS I am indebted to my advisor, Dr. Bilal Akin, who provided me encouragement and support throughout the course of my PhD studies. During my study, his technical comments provided me with necessary guidance. I consider myself to be privileged for my successful PhD completion under his supervision. I would like to thank Dr. Mehrdad Nourani, Dr. Ghanshyamsinh Gohil, and Dr. Hoi Lee for their support as well as for serving as my dissertation committee members. Truly, without their valuable comments, and suggestions I could not have completed my dissertation. I would like to further thank all the administrative assistants of the electrical engineering department. I am also thankful to my colleagues, particularly, Mr. Enes Ugur, Mr. Kudra Baruti, and Mr. Fei Yang, for their contributions to this project. I am also highly indebted to Dr. Serkan Dusmez from Texas Instruments for his tremendous support and encouragement at every step while we worked together in the same laboratory.
    [Show full text]