DOCSLIB.ORG

Emul16/300–Pc™

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Emul16/300–Pc™ EMUL16/300–PC™ User Guide © ICE Technology EMUL16/300–PC User Guide Downloading EMUL16/300–PC Product Documentation 2 Overview of the EMUL16/300–PC Emulator System 3 ISA Card Emulator (PC Plug-In) 4 High-Speed Parallel Box (HSP) 4 Emulator Parallel Cable (EPC) 5 Low Cost-Industry Standard Architecture (LC-ISA) 5 User Interface 6 Quick Start for Installing Your Emulator System 6 Quick Start for Installing the Hardware 7 Installing and Configuring the Seehau Software 9 Installing the Software 9 Configuring Seehau Software 9 Purchasers of Emulator and Trace Boards 10 Configuring Address Settings With Windows Operating Systems 11 Configuring Address Settings for the Emulator and Optional Trace Board 11 Information about Windows NT Installation 11 Known Device Driver Conflicts 11 Configuring Address Settings With Windows 95/98 12 Alternative Addressing 12 Configuring Address Settings With Windows NT 13 Alternative Addressing 14 Nohau16/300 Device Driver 15 Configuring Address Settings With Windows 2000 16 Alternative Addressing 20 Nohau16/300 Device Driver With Windows 2000 20 Installing and Configuring the Emulator Board 21 Installing the Emulator Board 21 I/O Address 22 Typical PC I/O Addresses 23 Factory and Alternate Settings 23 Setting Target Communication Rate Using BDM 24 Factory Settings 24 Emulator Board 25 Configuring the Emulator 26 Quick-Save Hardware Settings 29 Installing and Configuring the Trace Board 31 Overview 31 Installing the Trace Board 31 I/O Address 32 Installing the Trace Board With an HSP Box 32 Installing the Trace Board With a PC 32 Factory Settings 33 Bank Switch Jumpers 34 Configuring the Trace Board 34 Trace Setup Fields 37 Trigger Qualifier 38 Data Qualifier 39 Installing the Pod Boards 41 Overview 41 Pod Types 41 Connecting the Pod to the Target Board 41 How this Chapter is Organized 42 ii EMUL16/300–PC User Guide EMUL16/300–PC User Guide Important Notes About Pod Boards 42 Factory Configuration of Pod Boards 42 Remove Black Conducting Foam Before Using Your Pod 42 Features Common to All Pods 42 Background Debug Mode (BDM) 42 Background Debug Connector (BERG) 43 Using Just the BERG Connector 43 Indicator Lights 43 Disabling Resources 44 Removing and Installing the Controller 44 POD–16S2 46 Overview 46 POD–16S2 LED Indicators 46 POD–16S2 Configuration Options 47 Header and Jumper Details 47 Using the Port Replacement Unit 51 Chip Select /CS5 51 Set Up Conditional Compilation 52 Locate the Replacement Registers 52 Use Replacement Registers 52 Connecting the Pod to the Target Board 53 POD–16X1 54 Overview 54 POD–16X1 LED Indicators 55 POD–16X1 Configuration Options 55 Header and Jumper Details 56 RAM BNK1 and /CSM 59 MCU Operating Modes 59 Is Emulation Possible 59 Transparent Mode 60 Pull TSC Low 60 Pull /BKPT and /BERR High 60 Healthy CLKOUT Signal 61 Other Bus Masters 61 Multiple Bus Masters and Partially Expanded Mode 61 Connecting the Pod to the Target Board 62 © ICE Technology POD–16Y1 63 Overview 63 POD–16Y1 LED Indicators 64 POD–16Y1 Configuration Options 64 Header and Jumper Details 65 Notes On the 16Y1 Pod 68 Connecting the Pod to the Target Board 68 POD–16Y3 70 Overview 70 POD–16Y3 LED Indicators 71 POD–16Y3 Configuration Options 71 Header and Jumper Details 72 Special Considerations for the 68HC(9)16Y3 MCU 75 Chip Select Logic 75 BOOT ROM 75 Connecting the Pod Board to the Target Board 76 POD–16Z1 77 Overview 77 POD–16Z1 LED Indicators 77 POD–16Z1 Configuration Options 78 Header and Jumper Details 79 Port Replacement Unit (PRU) 82 Chip Select /CS5 83 Conditional Compilation 83 Locate the Replacement Registers 83 Use the Replacement Registers 83 Port E Configurations 84 Notes on Rev. A / B 84 Notes on Rev. C 84 Notes on Rev. D or Later 85 Connecting the Pod to the Target Board 85 POD–CM16Z1 87 Overview 87 POD–CM16Z1 LED Indicators 87 POD–CM16Z1 Configuration Options 88 Header and Jumper Details 89 RAM BNK1 and /CSM 92 Connecting the Pod to the Target Board 92 iv EMUL16/300–PC User Guide EMUL16/300–PC User Guide POD–331 93 Overview 93 Physical Dimensions 93 POD–331 LED Indicators 94 POD–331 Configuration Options 94 Header and Jumper Details 95 RAM BNK1 and /CSM 97 Connecting the Pod to the Target Board 97 68331 Configuration Requirements 98 Using Emulation RAM 99 Without SIZx Signals 100 Stand-alone Pod With a 16-Bit vs. 8-Bit Emulation Memory 101 Other Startup Code Suggestions 101 Timers and the FREEZE Signal 102 Watchdog Timer 102 Processor Clock Rate 102 POD–332 103 Overview 103 Physical Dimensions 103 POD–332 LED Indicators 103 POD–332 Configuration Options 104 Header and Jumper Details 105 RAM Bank1 and /CSM 107 Connecting the Pod to the Target Board 107 68332 Configuration Requirements 108 Using Emulation RAM 108 Without SIZx Signals 110 Stand-alone Pod With a 16-Bit vs. 8-Bit Emulation Memory 110 Startup Code Suggestions 111 Timers and the FREEZE Signal 111 Watchdog Timer 112 Processor Clock Rate 112 POD–333 113 Overview 113 Physical Dimensions 113 POD–333 LED Indicators 114 POD–333 Configuration Options 114 Header and Jumper Details 115 RAM Bank2 and /CSM 118 Chip Description 118 Is Emulation Possible? 118 Pull TSC Low 119 © ICE Technology vv Pull /BKPT and /BERR High 119 Healthy CLKOUT Signal 119 Other Bus Masters 120 Multiple Bus Masters and Partially Expanded Mode 120 Connecting the Pod to the Target Board 120 MCU Operating Modes 121 BDM 121 Startup Code Suggestions 122 Timers and the FREEZE Signal 122 Watchdog Timer 122 Processor Clock Rate 122 Port Configuration 123 POD–334 124 Overview 124 Physical Dimensions 124 POD–334 LED Indicators 124 POD–334 Configuration Options 125 Header and Jumper Details 125 RAM Bank1 and /CSM 128 Connecting the Pod to the Target Board 128 68334 Configuration Requirements 129 Using Emulation RAM 129 Without SIZx Signals 130 Stand-alone Pod With a 16-Bit vs. 8-Bit Emulation Memory 131 Other Startup Code Suggestions 132 Timers and the FREEZE Signal 132 Watchdog Timer 132 Processor Clock Rate 133 POD–335 134 Overview 134 Physical Dimensions 134 POD–335 LED Indicators 134 POD–335 Configuration Options 135 Header and Jumper Details 135 RAM Bank1 and /CSM 138 Connecting the Pod to the Target Board 138 68335 Configuration Requirements 139 Using Emulation RAM 139 Without SIZx Signals 140 Stand-alone Pod With a 16-Bit vs. 8-Bit Emulation Memory 141 Other Startup Code Suggestions 142 Timers and the FREEZE Signal 142 vi EMUL16/300–PC User Guide EMUL16/300–PC User Guide Watchdog Timer 142 Processor Clock Rate 142 Connecting the Pod to the Target Board 143 POD–336 144 Overview 144 Physical Dimensions 144 POD–336 LED Indicators 144 POD–336 Configuration Options 145 Header and Jumper Details 145 RAM Bank1 and /CSM 148 68336 Configuration Requirements 148 Connecting the Pod to the Target Board 148 POD–338 150 Overview 150 POD–338 LED Indicators 150 POD–338 Configuration Options 150 Header and Jumper Details 151 RAM Bank1 and /CSM 154 Connecting the Pod to the Target Board 154 POD–340 156 Overview 156 POD–340 LED Indicators 156 POD–340 Configuration Options 157 Header and Jumper Details 157 Connecting the Pod to the Target Board 159 68340 Configuration Requirements 160 Using Emulation RAM 160 Without SIZx Signals 162 Stand-alone Pod With a 16-Bit vs. 8-Bit Emulation Memory 163 Other Startup Code Suggestions 163 Timers and the FREEZE Signal 164 Watchdog Timer 164 Processor Clock Rate 164 POD–341 165 Overview 165 POD–341 LED Indicators 165 POD–341 Configuration Options 166 Header and Jumper Details 166 Connecting the Pod to the Target Board 169 68341 Configuration Requirements 170 Using Emulation RAM 170 © ICE Technology viivii Without SIZx Signals 172 Stand-alone Pod With a 16-Bit vs. 8-Bit Emulation Memory 173 Other Startup Code Suggestions 173 Timers and the FREEZE Signal 174 Watchdog Timer 174 Processor Clock Rate 174 POD–376 175 Overview 175 Physical Dimensions 175 POD–376 LED Indicators 176 POD–376 Configuration Options 176 Header and Jumper Details 177 RAM Bank1 and /CSM 180 Connecting the Pod to the Target Board 180 68376 Configuration Requirements 181 EPC BDM Pods 182 Overview 182 8-Pin and 10-Pin BERG Connector Definitions 182 16R1/R3 EPC 182 EPC BDM LED Indicators 183 Installing the EPC BDM 183 Connecting the Pod to the Target Board 184 Target Boards 184 Starting the Emulator and Seehau Software 185 Starting Seehau 185 Time Program Examples 187 Watching Data in Real-Time with Shadow RAM 188 Saving the Hardware Configuration 190 Shutting Down Seehau Software 191 Important Software and Hardware Notes 192 viii EMUL16/300–PC User Guide EMUL16/300–PC User Guide Introduction to Tracing 193 Starting Trace 193 Triggers 194 Trace Window 194 Description of Trace Window Columns 195 Accessing the Emulator and Trace Setup Windows 196 Trace Triggering and Trace Filtering 196 Trace Memory Example 197 Macro Examples 201 Seehau Commands 201 Description of the Macro Window 201 Macro Construction 202 Macro Execution 202 Command Format 203 Command Examples 203 Command Groups 204 Quick Saving of the Hardware Configuration 205 Creating New Buttons 206 Appendix A. POD–16Y1 209 System Clock 209 Timer Example 209 © ICE Technology ixix Appendix B. POD–16Y3 215 System Clock 215 Timer Example 215 Appendix C. POD–16X1 221 Timer Example 221 Appendix D. Troubleshooting Tips 225 HSP Box 226 Debugging the Parallel Port 229 NT Users 229 Windows 9x Users 229 Windows 2000 Users 229 ISA 234 Known Device Driver Conflicts 235 Possible Symptoms 235 If the Emulator Does Not Start When Connected to the Target System 235 Target Does Not Operate Correctly 236 Appendix E.
Load more

Recommended publications
  • Embedded Systeme 11
    B 13908 Elektronik-Magazin für Chip-, Board- & System-Design www.systeme-online.de 11/00 Ausgabe November DM 14,– ÖS 110,– Embedded SFR 14,– Systeme Optimierte Software- Entwicklung Telekom-Strategie übernehmen HA-Systeme für Telekom 99,999 Prozent Verfügbarkeit Echtzeit- Steuerungssysteme Deterministisch im ns-Bereich Besuchen Sie uns auf der Electronica Halle A3, Stand 228 Electronic Embedded Systeme Editorial Embedded-(R-)Evolution Charles Darwin erkannte bei seinen Unter- werden Software, Echtzeitbetriebssysteme suchungen zur Abstammungslehre, die er im und die Weiterentwicklung von Windows CE, 19. Jahrhundert durchführte, dass sich die Embedded NT und Embedded Linux Natur evolutionär weiterentwickelt. Revolu- beschrieben. Der Elektronik-Focus wird zu tionäre Entwicklungssprünge sind in der einem zweiten Schwerpunkt ausgeweitet und Natur selten. Parallelen zur technischen enthält jetzt branchenbezogene Themen zu Weiterentwicklung sind dabei unübersehbar. Embedded-Systemen aus allen Marktberei- So entwickelt sich auch die Technik evolu- chen. Die Rubriken »Markt«, jetzt mit der tionär weiter, das bedeutet, dass neue Pro- regelmäßigen Unterrubrik »Forschung & dukte, Systeme und Verfahren meist verbes- Technologie«, »Titelstory« und »Schwer- serte Varianten ihrer Vorgänger sind. Selbst punkt«, bleiben bestehen. technische »Revolutionen« wie z.B. die Sie als Leser unserer Zeitschrift sind jetzt Erfindung der Planartechnik, des Mikropro- gefragt: Sagen Sie uns Ihre Meinung. Dazu zessors und des Internets sind genau betrach- ist dieser und der nächsten Ausgabe ein Fra- tet Weiterentwicklungen, die allerdings gebogen beigelegt. Sollten Sie diesen Frage- »revolutionäre« Auswirkungen auf die In- bogen nicht mehr in den Heften finden, dustrie haben und völlig neue Chancen und können Sie auch ganz bequem via Internet Märkte eröffnen. An diese neuen Bedingun- (http://www.service-awi.de/leserumfrage) gen müssen sich die beteiligten Firmen – an der Leserumfrage mit Gewinnspiel teil- analog zu den Arten in der Natur – anpassen.
    [Show full text]
  • Microprocessor Training
    Microprocessors and Microcontrollers © 1999 Altera Corporation 1 Altera Confidential Agenda New Products - MicroController products (1 hour) n Microprocessor Systems n The Embedded Microprocessor Market n Altera Solutions n System Design Considerations n Uncovering Sales Opportunities © 2000 Altera Corporation 2 Altera Confidential Embedding microprocessors inside programmable logic opens the door to a multi-billion dollar market. Altera has solutions for this market today. © 2000 Altera Corporation 3 Altera Confidential Microprocessor Systems © 1999 Altera Corporation 4 Altera Confidential Processor Terminology n Microprocessor: The implementation of a computer’s central processor unit functions on a single LSI device. n Microcontroller: A self-contained system with a microprocessor, memory and peripherals on a single chip. “Just add software.” © 2000 Altera Corporation 5 Altera Confidential Examples Microprocessor: Motorola PowerPC 600 Microcontroller: Motorola 68HC16 © 2000 Altera Corporation 6 Altera Confidential Two Types of Processors Computational Embedded n Programmable by the end-user to n Performs a fixed set of functions that accomplish a wide range of define the product. User may applications configure but not reprogram. n Runs an operating system n May or may not use an operating system n Program exists on mass storage n Program usually exists in ROM or or network Flash n Tend to be: n Tend to be: – Microprocessors – Microcontrollers – More expensive (ASP $193) – Less expensive (ASP $12) n Examples n Examples – Work Station
    [Show full text]
  • Table of Contents
    Table of Contents Experiment #0 PC Hardware and Operating System........................................................... 2 Experiment #1 Introduction to Debug and Turbo Debugger ................................................ 7 Experiment #2 Addressing modes and data transfer instructions........................................ 15 Experiment #3 Arithmetic instructions ............................................................................ 23 Experiment #4 Shift and rotate instructions...................................................................... 27 Experiment #5 Using BIOS Services and DOS functions Part 1: Text-based Graphics........ 35 Experiment #6 Using BIOS Services and DOS functions Part 2: Pixel-based Graphics ....... 45 Experiment #7 Introduction to Flight86 Microprocessor Trainer and Application Board ..... 52 Experiment #8 Flight86 Application I – Traffic Lights ................................................ 63 Experiment #9 Flight86 Application II – Motor Control.............................................. 69 Experiment #10 Introduction to the 8051 Microcontroller ............................................. 78 Appendix A – 8051 Instruction Set ............................................................................... 92 Appendix B – 8051 Special Function Registers............................................................ 97 Appendix C - An Introduction to WinLV .................................................................... 98 1 Experiment #0 PC Hardware and Operating Systems Objective: The
    [Show full text]
  • PSD4000 Series PSD4135G2 Flash In-System-Programmable Peripherals for 16-Bit Mcus
    PSD4000 Series PSD4135G2 Flash In-System-Programmable Peripherals for 16-Bit MCUs November, 2000 Preliminary Information 47280 Kato Road, Fremont, California 94538 Tel: 510-656-5400 Fax: 510-657-8495 800-832-6974 Web Site: http://www.psdst.com E-mail: [email protected] PSD4000 Series PSD4135G2 Flash In-System-Programmable Peripherals for 16-Bit MCUs Table of Contents Introduction ........................................................................................................................................................................................1 In-System Programming (ISP) JTAG .......................................................................................................................................2 In-Application re-Programming (IAP) .......................................................................................................................................2 Key Features......................................................................................................................................................................................3 PSD4000 Family ................................................................................................................................................................................3 Block Diagram....................................................................................................................................................................................4 Architectural Overview .......................................................................................................................................................................5
    [Show full text]
  • 1999 Embedded Systems Programming Subscriber Study
    A complete CMP embedded package 1999 Embedded Systems Programming Subscriber Study Mailed out 1,500 returned undeliverable 45 Base 1,455 returned unusable 17 returned usable 410 Total returned 427 Total preliminary report response rate: 29.3% (Conducted by Wilson Research Group) 1999 ESP Subscriber Study Survey Coverage • Programming Languages & • RTOSes/Kernals Host Operating Systems • Compilers • MCUs/Embedded MPUs • Software Debuggers • DSPs • Software Configuration • Memories Management Tools • Software Protocols/Stacks • Single Board Computers • Web Products/Tools • Intellectual Property • In-Circuit Emulators • FPGAs/CPLDs • Logic Analyzers • HW/SW Co-Design • Oscilloscopes • Embedded Systems Work • Device programmers Environments 160+ Questions Market & Mind Share Programming Language Trends 1997 1998 1999 C 80.7% 81.4% 79.0% Assembly 70.4% 70.1% 61.0% C ++ 35.9% 39.4% 46.6% Visual Basic 13.0% 16.2% 14.4% Pascal 4.2% 2.6% 2.0% Ada 6.4% 4.9% 6.1% Java 6.1% 7.0% 9.3% HDL / VHDL 6.1% 5.2% 6.6% Basic 12.5% 9.3% 8.5% Forth 3.4% 2.3% 2.2% eC++ - - .7% Base: 409 1997 345 1998 1997- 1999 ESP Subscriber Studies 410 1999 Have you used an object-oriented methodology for your embedded designs in the last 12 months? Yes…………………. 47.3% Are you considering an object-oriented methodology in the next 12 months? Yes…………………. 69.0% Base: 410 1999 ESP Subscriber Study Which of the following object-oriented programming methodologies have you used for your embedded designs? OMT/UML 44.8% Booch 31.4% Shlaer-Mellor 16.5% SDL 5.7% ROOM 2.1% S/ART 1.0% Base:
    [Show full text]
  • Mqeminue" 4.925
    Bonus: 8086 Microprocessor Family Pinout Reference August 1993 $2.95 THE PRACTICAL MAGAZINE FOR PERSONAL COMPUTERS & MICROCONTROLLERS (Canada $3.95) EZ-BOARD - clezroute19600p.pcb File Edit Draw View Reports IJO Help . E2 ( 3.320, ! -mQeminue" 4.925. 1 ] I ---1111111111111111111111.. New Win & PCB Software0/ , emtic O U C C) U C C c.) n î: C ,;:AddAtid - oun doEffeçtToYóur Projects-ect,s e o ., c ``Key" Prevents Software/HardvvareD Piracy ,f, __ `,, o _OC,It. C 0 -- 0 C) c _... ... C,_ __ O C ._ r=J v`,-_i_r ENTER:.ritart `,,eI,-c.t fouchlngAte,, f',f I..,n. How To Copy Internal BASIC -52 Into EPROM 0 Windows Compatibility And INI Files 10 74820 08559 oii Build A Quick And Dirty Data Interface www.americanradiohistory.com 68HC1 l Controller & Languages Pro ram it in C or Basic or $9 9 ram it in FO RT H or Program it in A ssemb l y Low Cost Development Package: Controller + Languages + Manuals on disk included! Package Price Breakthrough! a 000000000000000000000130000000ccc on000000000000n0000000000000con00000000000000000000000000000000 The NMIT-0020 Single Board Computer is perfect for 000000000000000000000000000000000000 dedicated controller with convenient interfaces for LCD 000000000000000000000000000000000000 000000000000000000000000000000000000000C100000000000000000000000000000000 displays and keypad. Intelligent LCD's up to 2 lines by 80 0001lo013000000000000000000000000000000 characters and matrix keypads up to 4x5 can be used. The 000000000000000000000000000000000000 00013 000000000000000000000 00 O 00000 O 00 processor is the popular F68HC 11 with many features, 000000000000000000000000000000000000 0000000000000000000000000000 001300 000 including SCI and SPI serial channels, 8 -bit 8 -ch. A/D, 20 000000000000000000000000000000000000 00000000000000000130013000000000000000 available YO lines, Watch Dog Timer, 1/2K EEPROM and 000000000000000000000000000000000000 000000000000000000000000000000000000 Max -FORTH w/Floating Point Package embedded in 12K 0000100000000000000000000000000000000 internal ROM.
    [Show full text]
  • PCI32 Nios Target „ Nios Ethernet Development Kit (NEDK) „ Microtronix Linux Development Kit (LDK) „ Nios 2.0 „ Competitive Landscape
    Excalibur-NiosExcalibur-Nios EmbeddedEmbedded SoftwareSoftware ProcessorProcessor CoreCore EnterEnter aa NewNew RealmRealm ofof Technology…Technology… ©2001 1 ® AgendaAgenda Quartus II Limited Edition PCI32 Nios Target Nios Ethernet Development Kit (NEDK) Microtronix Linux Development Kit (LDK) Nios 2.0 Competitive Landscape ©2001 2 ® ® QuartusQuartus IIII LimitedLimited EditionEdition ©2001 3 QuartusQuartus IIII LLiimitedmited EditionEdition Provides device compilation for Nios Development Kit customers Feature set based on Quartus II Web Edition, with some extra features to support Nios − TCL scripting − LeonardoSpectrum synthesis for Nios core − Development kit-specific devices: z EP20K200EFC484 – Used in NDK z EP20K200EBC652 z EP20K100EQC240 − See https://go.altera.com/extranet2001/products/literature/mb_2001/mb_411.doc for QII Web edition details. Provided to all Nios customers, starting in September − Shipped to all current Nios customers − Shipping today with all new Excalibur Nios ©2001 4Development Kits ® QuartusQuartus IIII LELE KeyKey PointsPoints Current Quartus II subscribers do not need to install QII LE Obtaining License Files − Altera sends an email that includes a new license file for QII LE to all current Nios customers. z Quartus II v1.1 enabled through October 31, 2001 z Quartus II Limited Edition enabled to eternity − The QII LE shipment also includes explicit instructions how to obtain a license online. NOTE: LogicLock is not enabled in QII LE − May affect customers with high performance needs “Where
    [Show full text]
  • FD-V15N6.Pdf
    SILICON COMPOSERS INC FAST Forth Native-Language Embedded Computers DUP >R R> Harris RTX 2000"" l&bit Forth Chip SC32"" 32-bit Forth Microprocessor 08 or 10 MHz operation and 15 MIPS speed. 08 or 10 MHz operation and 15 MIPS speed. 1-cycle 16 x 16 = 32-bi multiply. 1-clock cycle instruction execution. 1-cycle 1&prioritized interrupts. *Contiguous 16 GB data and 2 GB code space. *two 256-word stack memories. *Stack depths limited only by available memory. -&channel 1/0 bus & 3 timer/counters. *Bus request/bus grant lines with on-chip tristate. SC/FOX PCS (Parallel Coprocessor System) SC/FOX SBC32 (Single Board Computer32) *RTX 2000 industrial PGA CPU; 8 & 10 MHz. 032-bi SC32 industrial grade Forth PGA CPU. *System speed options: 8 or 10 MHz. *System speed options: 8 or 10 MHz. -32 KB to 1 MB 0-wait-state static RAM. 42 KB to 512 KB 0-wait-state static RAM. *Full-length PC/XT/AT plug-in (&layer) board. .100mm x 160mm Eurocard size (+layer) board. SC/FOX VME SBC (Single Board Computer) SC/FOX PCS32 (Parallel Coprocessor Sys) *RTX 2000 industrial PGA CPU; 8, 10, 12 MHz. 032-bi SC32 industrial grade Forth PGA CPU. *Bus Master, System Controller, or Bus Slave. *System speed options: 8 or 10 MHz. Up to 640 KB 0-wait-state static RAM. 064 KB to 1 MB 0-wait-state static RAM. -233mm x 160mm 6U size (Slayer) board. *FulClength PC/XT/AT plug-in (Slayer) board. SC/FOX CUB (Single Board Computer) SC/FOX SBC (Single Board Computer) *RTX 2000 PLCC or 2001A PLCC chip.
    [Show full text]
  • Circuit Cellar, Inc. Binary Technology, Inc
    WWW.GiURUMELE.Hi2.RO Weaving the Web CIRCUIT THECEUM~ COMPUTER APPLICATIONS JOURNAL believe it was Charlotte the spider who first 7published on a web (remember Charlotte’s Web?). FOUNDER/EDITORIAL DIRECTOR PUBLISHER ‘By weaving words for all to see, a tiny creature Steve Ciarcia Daniel Rodrigues rcommunicates to the world. EDITOR-IN-CHIEF PUBLISHER’S ASSISTANT Such is the case with the World Wide Web. The Web gives even the Ken Davidson Sue Hodge smallest of individual the capability to publish something for the world to see SENIOR TECHNICAL EDITOR CIRCULATION MANAGER without the expense of printing and distribution. Janice Marinelli Rose Mansella The growth of the Web over the past year has been remarkable. Only a TECHNICAL EDITOR CIRCULATION ASSISTANT year ago, the first version of Netscape was released and immediately Carole Boster Barbara Maleski rocketed to the top of the popularity charts. During that time, I’ve received ENGINEERING STAFF CIRCULATION CONSULTANT dozens of messages asking when we’re going to put up a Circuit Cellar Web Jeff Bachiochi & Ed Nisley Gregory Spitzfaden page. WEST COAST EDITOR BUSINESS MANAGER I’m happy to announce that we’ve done just that. As with most Web Tom Cantrell Jeannette Walters pages, this one still needs work and will be continually evolving. Currently CONTRIBUTING EDITORS ADVERTISING COORDINATOR available is subscription information, an ftp link to many of the magazine- Rick Lehrbaum Dan Gorsky Russ Reiss related files from the most recent issues, our author’s guide, next year’s CIRCUIT CELLAR INR, THE COMPUTER APPLICA- upcoming themes and deadlines, results from this year’s Design Contest NEW PRODUCTS EDITOR TIONS JOURNAL (ISSN 0696-6965) is published Harv Weiner monthly by Circuit Cellar Incorporated, 4 Park Street, (over a month before you’ll see them in print), and more.
    [Show full text]
  • Performance Analysis of Application-Specific Multicore Systems on Chip
    Royal Institute of Technology Performance Analysis of Application-Specific Multicore Systems on Chip Iyad Al Khatib A thesis submitted to The Royal Institute of Technology in partial fulfillment of the requirements for the degree of Doctor of Technology June 13, 2008 Department of Electronic, Computer, and Software Systems (ECS) School of Information and Communication Technology (ICT) Royal Institute of Technology (KTH) Stockholm, Sweden Al Khatib, Iyad Performance Analysis of Application-Specific Multicore Systems on Chip Doctoral Thesis in Electronic and Computer Systems Department of Electronic, Computer, and Software Systems (ECS) School of Information and Communication Technology (ICT) Royal Institute of Technology (KTH) TRITA-ICT/ECS AVH 08:06 ISSN 1653-6363 ISRN KTH/ICT/ECS/ AVH-08/06--SE ISBN 978-91-7178-960-0 KTH/ICT/ECS: Electronic, Computer, and Software Systems Royal Institute of Technology Isafjordsgatan 39 P.O. Box Forum 120 SE-164 40 Kista Sweden Copyright Iyad Al Khatib, June 13, 2008 ii ABSTRACT The last two decades have witnessed the birth of revolutionary technologies in data communications including wireless technologies, System on Chip (SoC), Multi Processor SoC (MPSoC), Network on Chip (NoC), and more. At the same time we have witnessed that performance does not always keep pace with expectations in many services like multimedia services and biomedical applications. Moreover, the IT market has suffered from some crashes. Hence, this triggered us to think of making use of available technologies and developing new ones so that the performance level is suitable for given applications and services. In the medical field, from a statistical viewpoint, the biggest diseases in number of deaths are heart diseases, namely Cardiovascular Disease (CVD) and Stroke.
    [Show full text]
  • The Design and Implementation of an I/O Controller for the 386EX Evaluation Board By
    The Design and Implementation of an I/O Controller for the 386EX Evaluation Board by Marcus-Alan Gilbert Submitted to the Department of Electrical Engineering and Computer Science in Partial Fulfillment of the Requirements for the Degree of Master of Engineering in Electrical Engineering and Computer Science at the Massachusetts Institute of Technology May 1995 Copyright © 1995, Marcus-Alan Gilbert. All rights reserved The author hereby grants to M.I.T. permission to reproduce and to distribute copies of this thesis document in whole or in part, and to grant others the right to do so. Author , (C 'U f' • • -. Department of Electrical Engineering and Computer Science - May 19, 1995 Certified by. _ I \i. Richitil DAThornton r visor Accepted by F.R. Morgenthaler Chairman, Department Com•tte on Graduate Theses 1MASSACHUSETTS INSTITUTE OF TECHNOLOGY AUG 1 01995 LIBRARIES jaarker ~a The Design and Implementation of an I/O Controller for the 386EX Evaluation Board by Marcus-Alan Gilbert Submitted to the Department of Electrical Engineering and Computer Science May 18, 1995 ABSTRACT This report describes an extension of the development system for MIT's Microprocessor Design Lab, course 6.115. The current development system for 6.115 is the 386 EX evaluation board. The current development system has been extended by having the 68HC 11 microcontroller control peripheral devices. The original intention was to develop such a system around the PowerPC line of processors, however the availability of the 386EX evaluation board, and its adoption into 6.115 led to its being the choice for the extension. The results of this initial development work are the creation of a microprocessor based system that is capable of processing data directly from an analog to digital converter under 68HC1 l's control.
    [Show full text]
  • Embedded Bluetooth™ Protocol Stack
    programming micros Spring 2002 From Idea to Target Editorial Why it’s normally not a good idea to pull your own teeth! Why then is it that many high-ranking an impressive 28%. We managed to com- managers and really smart engineers plete numerous development projects for develop their own software development our customers, which always resulted in tools? It can hardly be because they have the delivery of either a standardized soft- a lot of time to kill, nor can it be that ware development tool or a customized money isn’t important to them. solution for special needs. I don’t have the real answer to this Perhaps you didn’t know that IAR can question, but I see it happening repeated- build the tools you need. We can produce ly in our market…in big companies with a very cost efficient solution for you by considerable resources and mature devel- drawing on our long experience, together Tomas Wolf, President Wolf, Tomas opment processes as well as in smaller with a standard product portfolio that Most of us wouldn’t even dream of ones with less resources and less mature lends itself to a virtually unlimited num- trying to pull our own teeth when we processes. They’re everywhere…compa- ber of combinations. Our motto ”From have a toothache. And how many of nies that believe they need to develop idea to target in half the time” isn’t just a us have done the plumbing in our their own dental practice or plumbing promise we continue to fulfill for count- business to boot! less embedded systems developers.
    [Show full text]