DOCSLIB.ORG

Isplever 5.1 Release Notes

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Isplever 5.1 Release Notes ispLEVER 5.1 Release Notes Technical Support Line 1-800-LATTICE (528-8423) or 503-268-8001 Web Update To view the most current version of this document, go to www.latticesemi.com/software. November 2005 Copyright Copyright © 2005 Lattice Semiconductor Corporation. This document may not, in whole or part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine-readable form without prior written consent from Lattice Semiconductor Corporation. Trademarks Lattice Semiconductor Corporation, L Lattice Semiconductor Corporation (logo), L (stylized), L (design), Lattice (design), LSC, E2CMOS, GAL, GDX, Generic Array Logic, ISP, ispATE, ispCLOCK, ispDOWNLOAD, ispGAL, ispGDS, ispGDX, ispGDXV, ispGDX2, ispGENERATOR, ispJTAG, ispLEVER, ispLEVERCORE, ispLSI, ispMACH, ispPAC, ispTRACY, ispTURBO, ispVIRTUAL MACHINE, ispVM, ispXP, ispXPGA, ispXPLD, LatticeEC, LatticeECP, LatticeECP-DSP, LatticeXP, MACH, MachXO, ORCA, PAC, PAC-Designer, PAL, Performance Analyst, Silicon Forest, Speedlocked, Speed Locking, SuperBIG, SuperCOOL, SuperFAST, SuperWIDE, sysCLOCK, sysCONFIG, sysDSP, sysHSI, sysI/O, sysMEM, The Simple Machine for Complex Design, TransFR, UltraMOS, XPIO, and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries. ISP and Bringing the Best Together are service marks of Lattice Semiconductor Corporation. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies. Disclaimers NO WARRANTIES: THE INFORMATION PROVIDED IN THIS DOCUMENT IS “AS IS” WITHOUT ANY EXPRESS OR IMPLIED WARRANTY OF ANY KIND INCLUDING WARRANTIES OF ACCURACY, COMPLETENESS, MERCHANTABILITY, NONINFRINGEMENT OF INTELLECTUAL PROPERTY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL LATTICE SEMICONDUCTOR CORPORATION (LSC) OR ITS SUPPLIERS BE LIABLE FOR ANY DAMAGES WHATSOEVER (WHETHER DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL, INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OF OR INABILITY TO USE THE INFORMATION PROVIDED ON THIS SITE, EVEN IF LSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. BECAUSE SOME JURISDICTIONS PROHIBIT THE EXCLUSION OR LIMITATION OF CERTAIN LIABILITY, SOME OF THE ABOVE LIMITATIONS MAY NOT APPLY TO YOU. LSC may make changes to these materials, specifications, or information, or to the products described herein, at any time without notice. LSC makes no commitment to update this documentation. LSC reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. LSC recommends its customers obtain the latest version of the relevant information to establish, before ordering, that the information being relied upon is current. ii ispLEVER 5.1 Release Notes Contents Chapter 1 New Features and Enhancements 1 Importing Existing Projects into ispLEVER 5.1 2 New Device Support 2 Preference Flow Enhancement for FPGA Designs 3 FPGA Preference Editor 4 More Flexible Display 4 PLL Attributes Setting 5 New Option for PERIOD and FREQUENCY Preferences 5 Vref Setting Dialog Box 7 Pin Layout Report 7 New IPexpress Tool for FPGAs 8 Project Navigator 10 News Panel 10 Target Device Detection When Importing LPC Modules 11 Net Attributes Editing 11 Creating HDL Templates from Schematic Symbols 11 Map, Place & Route Performance Improvements 11 Equation Report for MachXO 14 Place & Route Report Clock Summary 15 I/O Timing Report 16 Memory Initialization 16 Retiming Option 17 ispLEVER 5.1 Release Notes iii Contents Timing Preference Auto Generation 17 New Examples 17 MATLAB/Simulink 18 Two New Blocks 18 Simulink Support for Additional FPGAs 18 Debug - Signal Probe 18 Other ispLeverDSP Enhancements 18 Power Calculator 19 Frequency Settings Dialog Box 19 Simulators 20 NC-Verilog and VCS 20 ModelSim 6.1a 20 Synthesis 21 Synthesis Tool Upgrades 21 Properties for Synplify Synthesis Process 21 Precision RTL Synthesis Replaces LeonardoSpectrum 22 FPGA Performance Analyst 22 ispTRACY 23 IPexpress Generates ispTRACY Cores 23 Sample After Trigger Option 24 New Settings for TRST and ispEN/BSCAN Pins 24 Moving the Signal Display Left or Right 25 Logic Analysis on Multiple Devices Supported 25 ispVM System 25 Version 15.4 25 Version 15.3 26 CPLD and SPLD 28 New Modules in Module/IP Manager 28 ispMACH 4000 New Constraints 28 Slack Report in Performance Analyst 28 New Option for ispXPLD in Location Assignment Dialog Box 29 Documentation and Online Help 30 Quick Start Guide 30 New Tutorials 30 Simulating Designs for Lattice FPGA Devices 31 Enhanced Online Help, Search, and Index 31 FPGA Design Guide 32 Chapter 2 Known Issues and Solutions 33 Power Calculator 33 Standalone Power Calculator Fails to Open a New Project 33 Floorplanner/Preference Editor 34 iv ispLEVER 5.1 Release Notes Contents Floorplanner Loses Anchor Point and BBOX 34 Floorplanner Loses LOCATE Preferences 34 Floorplanner Copies UGROUP/PGROUP from HDL to LPF 34 PIO PGROUP Dialog Box Does Not Save Bank 35 Package View Does Not Create CSV 35 Pin Layout CSV Shows VCC, GND, VCCAUX, VCCPLL in Bank 0 35 Pin Layout CSV Shows VCC, GND, VCCAUX, VCCIO as Pin Names 35 DRC in Package View Is Grayed Out 36 Floorplanner Opens With My Documents Folder 36 Stand-alone Floorplanner Does Not Open Database Design File 36 Floorplanner/Preference Editor Triggers Firewall Message 37 IPexpress and Module/IP Manager 37 Standalone Module/IP Manager Does Not Load LPC 37 Cannot Import Module/IP Manager LPC Files Generated in 4.2 or 5.0 38 ispLeverDSP 38 False Undefined Property Warning 38 RAM/ROM Blocks Cannot Support Data Greater Than 64 Bits 38 MATLAB Sees Algebraic Loop with RAM Blocks 39 Dual-Port RAM with Different Data Widths Have Same Data Rate 39 Parallel-to-Serial, Serial-to-Parallel Clock Enable from Testbench 39 Parameter Names of EBR and Distributed RAM/ROM Changed 40 Input Ports of EBR RAM/ROM and Distributed RAM/ROM Changed 40 FFT and FIR Compiler Do Not Work 40 Some DSP Elements Are Not Supported in Non-DSP FPGAs 41 Simulation Mismatch When Downsample Drives Parallel-to-Serial 41 Output of FIR Filter Incorrect for Four-Multiplier Design 41 FIR Filter Simulink Block Does Not Support Saturation Logic 41 Limit on Interpolation Factor 42 Map Design Process 42 DRC Errors for Sub-module Connectivity Problems 42 Rerunning Map Design Produces Warnings About IOBUF 42 Place and Route Design Process 43 DQS Bus Assignment Fails 43 PAR May Violate PGROUP BBOX Specifications 43 Synthesis 43 Design Fixed In a Previous Version Fails In This Version 43 Project Path with Space Causes m_att.exe Error 44 Mapping Fails with Exit Code 0002 44 Digital Line Detect Error with Synplify Synthesis 45 Attributes preserve_driver and preserve_signal Fail 45 Lattice and Actel OEM Versions of Synplify Licenses Conflict 45 I/O Assistant Flow Does Not Work with Precision RTL Synthesis 46 ispTRACY 47 ispLEVER 5.1 Release Notes v Contents ispTRACY Core Requires Synplify Synthesis Tool 47 Unsupported VHDL and Verilog Features in ispTRACY IP Manager 47 Connecting VHDL Signals to ispTRACY Core 48 ispTRACY Requires ispVM to Run from Starter 48 Generate Bitstream Data (bitgen) 48 SPI Option for CONFIG_MODE Not Recognized 48 SPI Flash Memory Fails to Boot FPGA 49 Examples 49 FIFO and FIFO_DC Examples Fail in Functional Simulation 49 Documentation 50 Synthesis Data Flow Tutorial Place-and-Route Does Not Complete 50 vi ispLEVER 5.1 Release Notes 1 New Features and Enhancements Version 5.1 of the ispLEVER® design tools adds several new features and a broad variety of enhancements to make designing for Lattice Semiconductor programmable devices easier than ever. The design tools also include support for the latest Lattice Semiconductor devices. Major changes include the handling of preferences in FPGA designs. You can modify preferences at any stage of the design, using the editing tools to their fullest extent. For FPGA designs, IPexpress replaces Module/IP Manager. In addition to generating modules, IPexpress includes the infrastructure that allows you to try out ispLeverCORE products as cores supporting this flow are released. The Map Design, Place & Route Design, and I/O Placement processes have better performance. Several new properties give you more control. To provide better focused information and faster access, the online help is now organized by device type. Some of the changes affect how you import designs from previous versions of ispLEVER. For more information, see “Importing Existing Projects into ispLEVER 5.1” on page 2. For updates to this software and documentation, run ispUPDATE. Choose ispUPDATE from the Lattice Semiconductor program group in the Windows Start menu. ispLEVER 5.1 Release Notes 1 Importing Existing Projects into ispLEVER 5.1 New Features and Enhancements Importing Existing Projects into ispLEVER 5.1 Below are some important points for migrating designs from prior versions of ispLEVER into version 5.1: Once you import a design into version 5.1 of the ispLEVER system, you cannot reopen the design in the previous version. In case you need to work with the design in the previous version, make a copy of the design before importing it. With version 5.1, ispLEVER’s handling of preferences is greatly improved. Part of the improvement is the use of two preference files instead of one: the previous Physical Preference File (PRF) and a new Logical Preference File (LPF). For more information about the new preference flow, see “Preference Flow Enhancement for FPGA Designs” on page 3. When you open an existing project in the new Project Navigator, you see a prompt message stating that the current version of ispLEVER requires an LPF. Click Yes. The software copies the logical preferences from the existing PRF to a new LPF. It also makes a backup copy of the PRF named <project>.pr5. Then you can continue to design and run your project in ispLEVER 5.1.
Load more

Recommended publications
  • HB0085: Coreabc V3.7 Handbook
    HB0085 Handbook CoreABC v3.7 Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not Microsemi Corporate Headquarters rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to One Enterprise, Aliso Viejo, independently determine suitability of any products and to test and verify the same. The information provided by Microsemi CA 92656 USA hereunder is provided “as is, where is” and with all faults, and the entire risk associated with such information is entirely Within the USA: +1 (800) 713-4113 with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP Outside the USA: +1 (949) 380-6100 rights, whether with regard to such information itself or anything described by such information. Information provided in this Fax: +1 (949) 215-4996 document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this Email: [email protected] document or to any products and services at any time without notice.
    [Show full text]
  • LATTICE SEMICONDUCTOR CORPORATION (Exact Name of Registrant As Specified in Its Charter)
    3333 33 UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C. 20549 FORM 10-K (Mark One) ANNUAL REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 FOR THE FISCAL YEAR ENDED JANUARY 3, 2009 or TRANSITION REPORT PURSUANT TO SECTION 13 OR 15(d) OF THE SECURITIES EXCHANGE ACT OF 1934 FOR THE TRANSITION PERIOD FROM TO Commission file number: 000-18032 LATTICE SEMICONDUCTOR CORPORATION (Exact name of registrant as specified in its charter) Delaware 93-0835214 (State of Incorporation) (I.R.S. Employer Identification Number) 5555 NE Moore Court Hillsboro, Oregon 97124-6421 (Address of principal executive offices) (Zip Code) Registrant’s telephone number, including area code: (503) 268-8000 Securities registered pursuant to Section 12(b) of the Act: (Title of Class) (Name of each exchange on which registered) Common Stock, $.01 par value NASDAQ Global Market Securities registered pursuant to Section 12(g) of the Act: None Indicate by check mark if the registrant is a well-known seasoned issuer, as defined in Rule 405 of the Securities Act. Yes No Indicate by check mark if the registrant is not required to file reports pursuant to Section 13 or Section 15(d) of the Act. Yes No Indicate by check mark whether the registrant (1) has filed all reports required to be filed by Section 13 or 15(d) of the Securities Exchange Act of 1934 during the preceding 12 months (or for such shorter period that the registrant was required to file such reports), and (2) has been subject to such filing requirements for the past 90 days.
    [Show full text]
  • Customer PPT Rev 30
    LATTICE SEMICONDUCTOR The Leader in Low Power, Small Form Factor, Secure FPGAs First Quarter, 2019 Lattice Semiconductor (NASDAQ: LSCC) [1] Safe Harbor This presentation contains forward-looking statements that involve estimates, assumptions, risks and uncertainties, including all information under the heading 1Q 19 Business Outlook. Lattice believes the factors identified below could cause our actual results to differ materially from the forward-looking statements. Factors that may cause our actual results to differ materially from the forward-looking statements in this presentation include global economic uncertainty, overall semiconductor market conditions, market acceptance and demand for our new and existing products, the Company's dependencies on its silicon wafer suppliers, the impact of competitive products and pricing, and technological and product development risks. In addition, actual results are subject to other risks and uncertainties that relate more broadly to our overall business, including those risks more fully described in Lattice’s filings with the SEC including its annual report on Form 10-K for the fiscal year ended December 30, 2017 and its quarterly filings on Form 10-Q. Certain information in this presentation is identified as having been prepared on a non-GAAP basis. Management uses non- GAAP measures to better assess operating performance and to establish operational goals. Non-GAAP information should not be viewed by investors as a substitute for data prepared in accordance with GAAP. You should not unduly rely on forward-looking statements because actual results could differ materially from those expressed in any forward- looking statements. In addition, any forward-looking statement applies only as of the date on which it is made.
    [Show full text]
  • FPGA Design Security Issues: Using the Ispxpga® Family of Fpgas to Achieve High Design Security
    White Paper FPGA Design Security Issues: Using the ispXPGA® Family of FPGAs to Achieve High Design Security December 2003 5555 Northeast Moore Court Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 FAX: (503) 268-8556 www.latticesemi.com WP1010 Using the ispXPGA Family of FPGAs to Lattice Semiconductor Achieve High Design Security Introduction In today’s complex systems, FPGAs are increasingly being used to replace functions traditionally performed by ASICs and even microprocessors. Ten years ago, the FPGA was at the fringe of most designs; today it is often at the heart. With FPGA technology taking gate counts into the millions, a trend accelerated by embedded ASIC-like functionality, the functions performed by the FPGA make an increasingly attractive target for piracy. Many tech- niques have been developed over the years to steal designs from all types of silicon chips. Special considerations must now be made when thinking about protecting valuable Intellectual Property (IP) implemented within the FPGA. The most common FPGA technology in use today is SRAM-based, which is fast and re-configurable, but must be re-configured every time the FPGA is powered up. Typically, an external PROM is used to hold the configuration data for the FPGA. The link between the PROM and FPGA represents a significant security risk. The configuration data is exposed and vulnerable to piracy while the device powers up. Using a non-volatile-based FPGA eliminates this security risk. Traditionally, non-volatile FPGAs were based on Antifuse technology that is secure, but very expensive to use due to its one-time programmability and higher manufacturing costs.
    [Show full text]
  • Handoutshandouts
    HandoutsHandouts FPGA-related documents 1. Introduction to Verilog, P. M. Nyasulu and J. Knight, Carleton University, 2003 (Ottawa, Canada). 2. Quick Reference for Verilog HDL, R. Madhavan, AMBIT Design Systems, Inc, Automata Publishing Company, 1995 (San Jose, CA). Project-related documents 3. Project Guidelines and Project Specifications. (I’ll hand these out in lab) IntroductionIntroduction toto FPGAsFPGAs Outline: 1. What’s an FPGA ? Æ logic element “fabric”, i.e. logic gates + memory + clock trigger handling. 2. What’s so good about FPGAs ? Æ FPGA applications and capabilities Æ FPGAs for physicists 3. How do you program an FPGA ? Æ Intro to Quartus II Æ Schematic design Æ Verilog HDL design WhatWhat’’ss anan FPGAFPGA An FPGA is: - a Field Programmable Gate Array. - a programmable breadboard for digital circuits on chip. The FPGA consists of: - programmable Logic Elements (LEs). - programmable interconnects. - custom circuitry (i.e. multipliers, phase- lock loops (PLL), memory, etc …). Programmable Programmable Interconnects Logic [Figure adapted from Low Energy FPGAs – Architecture and Design, by V. George and J. M. Rabaey, Kluwer Academic Publishers, Boston (2001).] LogicLogic ElementElement (LE)(LE) An FPGA consists of a giant array of interconnected logic elements (LEs). The LEs are identical and consist of inputs, a Look-Up Table (LUT), a little bit of memory, some clock trigger handling circuitry, and output wires. global LUTLUT inputs inputs outputs local outputs MemoryMemory local clock (a few bits) CLOCK triggers signals feedback Figure: Architecture of a single Logic Element InterconnectInterconnect ArchitecturesArchitectures Row-Column Architecture Island Style Architecture Sea-of-Gates Architecture Hierarchical Architecture FPGAFPGA devicesdevices (I)(I) 2 primary manufacturers: 1.
    [Show full text]
  • FPGA Design Guide
    FPGA Design Guide Lattice Semiconductor Corporation 5555 NE Moore Court Hillsboro, OR 97124 (503) 268-8000 September 16, 2008 Copyright Copyright © 2008 Lattice Semiconductor Corporation. This document may not, in whole or part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine- readable form without prior written consent from Lattice Semiconductor Corporation. Trademarks Lattice Semiconductor Corporation, L Lattice Semiconductor Corporation (logo), L (stylized), L (design), Lattice (design), LSC, E2CMOS, Extreme Performance, FlashBAK, flexiFlash, flexiMAC, flexiPCS, FreedomChip, GAL, GDX, Generic Array Logic, HDL Explorer, IPexpress, ISP, ispATE, ispClock, ispDOWNLOAD, ispGAL, ispGDS, ispGDX, ispGDXV, ispGDX2, ispGENERATOR, ispJTAG, ispLEVER, ispLeverCORE, ispLSI, ispMACH, ispPAC, ispTRACY, ispTURBO, ispVIRTUAL MACHINE, ispVM, ispXP, ispXPGA, ispXPLD, LatticeEC, LatticeECP, LatticeECP-DSP, LatticeECP2, LatticeECP2M, LatticeMico8, LatticeMico32, LatticeSC, LatticeSCM, LatticeXP, LatticeXP2, MACH, MachXO, MACO, ORCA, PAC, PAC-Designer, PAL, Performance Analyst, PURESPEED, Reveal, Silicon Forest, Speedlocked, Speed Locking, SuperBIG, SuperCOOL, SuperFAST, SuperWIDE, sysCLOCK, sysCONFIG, sysDSP, sysHSI, sysI/O, sysMEM, The Simple Machine for Complex Design, TransFR, UltraMOS, and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries. ISP, Bringing the Best Together, and More
    [Show full text]
  • Designing with Smartfusion Intelligent Mixed Signal Fpgas Webinar
    ™ Designing with SmartFusion Wendy Lockhart Sr. Manager, Design Solutions Agenda SmartFusion Overview SmartFusion Design Flows Embedded design FPGA design Analog design MSS Configurator and Embedded Example Ecosystem SmartFusion Design Hardware Actel Corporation © 2010 2 What is SmartFusion? Actel Corporation © 2010 3 SmartFusion: Innovative, Intelligent, Integration Proven FPGA fabric Complete ARM® Cortex™-M3 MCU subsystem...& it’s ‘hard’ Programmable analog In a flash-based device In production now! Actel Corporation © 2010 4 Why SmartFusion is a Smart Decision No-compromise integration Complete ARM Cortex-M3 subsystem running at 100 MHz Proven flash-based FPGA fabric Programmable high-voltage analog Full customization Design the exact system you need Hardware and software co-design IP protection FlashLock® technology with AES encryption Ease-of-use Optimized for hardware and software co-design Actel Corporation © 2010 5 No-Compromise FPGA Fabric Proven flash-based FPGA fabric 60,000 to 500,000 system gates 350 MHz system performance Embedded SRAMs and FIFOs Up to 128 FPGA I/Os Actel Corporation © 2010 6 No-Compromise Microcontroller Subsystem (MSS) 100 MHz 32-bit ARM Cortex-M3 processor Bus matrix with up to 16 Gbps throughput 10/100 Ethernet MAC SPI, I2C, UART, 32-bit Timers Up to 512 KB flash and 64 KB of SRAM External memory controller 8-channel DMA controller 32 GPIOs; Extendable via the FPGA Fabric Up to 41 MSS I/Os Actel Corporation © 2010 7 Programmable Analog Analog compute engine (ACE)
    [Show full text]
  • Identify RTL Debugger Actel Edition Quick Start Guide, August 2008 Copyright and License Agreement
    Identify® RTL Debugger Actel Edition Quick Start Guide August 2008 Synopsys, Inc. 600 West California Avenue Sunnyvale, CA 94086, USA (U.S.) +1 408 215-6000 direct (U.S.) +1 408 990-0263 fax www.synplicity.com Copyright and License Agreement Copyright and License Agreement Disclaimer of Warranty Synopsys, Inc. makes no representations or warranties, either expressed or implied, by or with respect to anything in this material, and shall not be liable for any implied warranties of merchantability or fitness for a particular purpose of for any indirect, special or consequential damages. Copyright Notice Copyright © 2008 Synopsys, Inc. All Rights Reserved. Synopsys software products contain certain confidential information of Synopsys, Inc. Use of this copyright notice is precautionary and does not imply publication or disclosure. No part of this material may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form by any means without the prior written permission of Synopsys, Inc. While every precaution has been taken in the preparation of this material, Synopsys, Inc. assumes no responsibility for errors or omissions. This material and the features described herein are subject to change without notice. Trademarks Registered Trademarks (®) Synopsys, AMPS, Astro, Behavior Extracting Synthesis Technology, Cadabra, CATS, Certify, Design Compiler, DesignWare, Formality, HDL Analyst, HSPICE, Identify, iN-Phase, Leda, MAST, ModelTools, NanoSim, OpenVera, PathMill, Physical Compiler, PrimeTime,
    [Show full text]
  • Overview of ESA Activities on FPGA Technology
    Overview of ESA activities on FPGA technology Microelectronics Presentation Days David Merodio Codinachs European Space Agency Microelectronics Section (TEC-EDM) Microelectronics Presentation Days 30th April 2010 Slide 1/43 Acknowledgments Thanks to all colleagues who contributed from TEC-ED TEC-QCT TEC-QEC Catherine Morlet And all the industry, universities and institutes working on the mentioned activities Microelectronics Presentation Days 30th April 2010 Slide 2/43 Outline Introduction FPGA usage aspects Activities covering the different FPGA aspects European FPGAs SEE-related activities Static tools for FPGA radiation hardness assessment Dynamic tools for FPGA radiation hardness: Fault Injection Radiation testing Quality-related activity PPBI Application Reconfigurability-related activities Reconfigurable Regenerative Processor (Software Defined Radio) DRPM NPI Conclusions Microelectronics Presentation Days 30th April 2010 Slide 3/43 FPGA Introduction: aspects In the FPGA usage there are different aspects (not exhaustive list): (asp1) Capacity and performance (frequency and power consumption) » Related to the internal architecture and technology node used (asp2) Radiation hardness Others: » Addressed at different levels: » ITAR (International Traffic in Arms Process Regulations) Transistor/ Standard Cell The regulations are described in Register Transfer (RTL) Title 22 (Foreign Relations), Chapter I (Department of State), System Subchapter M of the Code of (asp3) Quality Federal Regulations. (asp4) Reconfigurability
    [Show full text]
  • FPGA Configuration Flash Memory AT17F32
    Features • Programmable 33,554,432 x 1-bit Serial Memories Designed to Store Configuration Programs for Field Programmable Gate Arrays (FPGAs) • 3.3V Output Capability • 5V Tolerant I/O Pins • Program Support using the Atmel ATDH2200E System or Industry Third Party Programmers • In-System Programmable (ISP) via 2-wire Bus • Simple Interface to SRAM FPGAs • Compatible with Atmel AT40K and AT94K Devices, Altera® FLEX®, APEX™ Devices, FPGA Stratix™, Lattice Semiconductor® (ORCA®) FPGAs, Spartan®, Virtex™ FPGAs • Cascadable Read-back to Support Additional Configurations or Higher-density Arrays Configuration • Low-power CMOS FLASH Process • Available in 44-lead PLCC Package Flash Memory • Emulation of Atmel’s AT24CXXX Serial EEPROMs • Low-power Standby Mode • Single Device Capable of Holding 4 Bit Stream Files Allowing Simple System AT17F32 Reconfiguration • Fast Serial Download Speeds up to 33 MHz • Endurance: 10,000 Write Cycles Typical • LHF Package Available (Lead and Halide Free) 1. Description The AT17F Series of In-System Programmable Configuration PROMs (Configurators) provide an easy-to-use, cost-effective configuration memory for Field Programmable Gate Arrays. The AT17F Series device is packaged in the 44-lead PLCC, see Table 1- 1. The AT17F Series Configurator uses a simple serial-access procedure to configure one or more FPGA devices. The AT17F Series Configurators can be programmed with industry-standard program- mers, Atmel’s ATDH2200E Programming Kit or Atmel’s ATDH2225 ISP Cable. Table 1-1. AT17F Series Packages Package AT17F32 44-lead PLCC Yes 3393C–CNFG–6/05 2. Pin Configuration 44-lead PLCC NC CLK NC NC DATA PAGE_EN VCC NC NC SER_EN NC 6 5 4 3 2 1 NC 7 44 43 42 41 3940 NC NC 8 38 NC NC 9 37 NC NC 10 36 NC NC 11 35 NC NC 12 34 NC NC 13 33 NC NC 14 32 NC NC 15 31 NC NC 16 30 NC NC 17 29 READY 18 19 20 21 22 23 24 25 26 27 28 CE NC NC NC NC NC GND CEO/A2 RESET/OE PAGESEL0 PAGESEL1 2 AT17F32 3393C–CNFG–6/05 AT17F32 3.
    [Show full text]
  • In Re: Lattice Semiconductor Corporation Securities Litigation 04
    LERACH COUGHLIN STOIA GELLER RUDMAN & ROBBINS LLP WILLIAM S. LERACH [email protected] DARREN J. ROBBINS [email protected] 401 B Street, Suite 1600 San Diego, CA 92101 Telephone: 619/231-1058 619/231-7423 (fax) DENNIS J. HERMAN [email protected] 100 Pine Street, Suite 2600 San Francisco, CA 94111 Telephone: 415/288-4545 415/288-4534 (fax) TAMARA J. DRISCOLL [email protected] 700 Fifth Avenue, Suite 5600 Seattle, WA 98104 Telephone: 206/749-5544 206/749-9978 (fax) Lead Counsel for Plaintiffs [Additional counsel appear on signature page.] UNITED STATES DISTRICT COURT DISTRICT OF OREGON In re LATTICE SEMICONDUCTOR CORP. CV-04-01255-HU (Consolidated Cases) SECURITIES LITIGATION CLASS ACTION This Document Relates To: CONSOLIDATED CLASS ACTION ALL ACTIONS. COMPLAINT FOR VIOLATION OF THE FEDERAL SECURITIES LAWS [Caption continued on following page.] DEMAND FOR JURY TRIAL CONSOLIDATED CLASS ACTION COMPLAINT FOR VIOLATION OF THE FEDERAL SECURITIES LAWS AUTUMN PARTNERS, LLC, Individually Case No. CV-04-01255-HU and On Behalf of Itself and All Others Similarly Situated, CLASS ACTION Plaintiff, vs. LATTICE SEMICONDUCTOR CORP., CYRUS Y. TSUI, STEPHEN A. SKAGGS, STEVEN A. LAUB and RONALD HOYT, Defendants. CONSOLIDATED CLASS ACTION COMPLAINT FOR VIOLATION OF THE FEDERAL SECURITIES LAWS TABLE OF CONTENTS Page I. INTRODUCTION............................................................................................................... 1 II. JURISDICTION AND VENUE..........................................................................................6
    [Show full text]
  • International Standard
    This preview is downloaded from www.sis.se. Buy the entire standard via https://www.sis.se/std-8023417 IEC 62680-1-2 ® Edition 1.0 2016-11 INTERNATIONAL STANDARD colour inside Universal serial bus interfaces for data and power – Part 1-2: Common components – USB Power Delivery specification ) en ( 11 - 6 :201 2 - 1 - 62680 IEC Copyright © IEC, 2016, Geneva, Switzerland. All rights reserved. Sold by SIS under license from IEC and SEK. No part of this document may be copied, reproduced or distributed in any form without the prior written consent of the IEC. This preview is downloaded from www.sis.se. Buy the entire standard via https://www.sis.se/std-8023417 THIS PUBLICATION IS COPYRIGHT PROTECTED Copyright © 2016 IEC, Geneva, Switzerland All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from either IEC or IEC's member National Committee in the country of the requester. If you have any questions about IEC copyright or have an enquiry about obtaining additional rights to this publication, please contact the address below or your local IEC member National Committee for further information. IEC Central Office Tel.: +41 22 919 02 11 3, rue de Varembé Fax: +41 22 919 03 00 CH-1211 Geneva 20 [email protected] Switzerland www.iec.ch About the IEC The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.
    [Show full text]