DOCSLIB.ORG

Intel Roadmap Overview Sept 22Nd, 2009

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Intel Roadmap Overview Sept 22Nd, 2009 Intel Roadmap Overview Sept 22nd, 2009 Stephen L. Smith Vice President, Director of Operations Intel Architecture Group Contact George Alfs with any questions Agenda Server Roadmap Client Roadmap Netbook / Nettop Roadmap Tick-Tock Development Model: Sustained Microprocessor Leadership Tick Tock Tick Tock Tick Tock Tick Tock 65nm 45nm 32nm 22nm Intel® Core™ Nehalem Sandy Bridge Microarchitecture Microarchitecture Microarchitecture Intel® Enterprise Roadmap 2009 2010+ Boxboro Platform Future Poulson Intel Itanium 9100 Series Tukwila processor Kittson Mission Critical Processor Processor 9000 Sequence 870 / OEM Chipsets Boxboro Chipset Caneland Platform Boxboro Platform 45nm 6-core (Dunnington) 32nm Westmere-EX Nehalem-EX Processor Expandable Intel Xeon 7400 Series Processor 7000 Sequence Intel® 7300 Chipset & OEM Boxboro Chipset Tylersburg-EP Platform Future Intel® micro- 45nm Intel Xeon 5500 Series (Nehalem-EP) 32nm Westmere-EP Processor Efficient Performance architecture 5000 Sequence Intel 5500 Series Chipset codename Sandy Bridge Garlow Foxhollow Platform Platform Lynnfield Processor 45nm Entry Intel® 32nm Clarkdale Processor 3000 Sequence Processor Intel 3400 Chipset 32nm Upgrades Across All Intel® Segments All dates, product descriptions, availability, and plans are forecasts and subject to change without notice. Nehalem-EX: 4-Socket Platform 8 cores per processor IO HUB 64 threads Nehalem-EX Nehalem-EX Intel® Scalable Memory Interconnect with Buffers Nehalem-EX Nehalem-EX – Up to 1 TB memory support (4S) Memory Scalable to 8+ sockets with IO HUB Intel® Scalable Memory Buffer OEM node controllers Enterprise, Virtualization, and HPC Leadership All dates, product descriptions, availability, and plans are forecasts and subject to change without notice. Nehalem-based Server Performance The Greatest Intel® Xeon® Performance Leap In History! Xeon® 5500 vs. Xeon® 5400 Nehalem-EX vs. Xeon® 7400 (Nehalem-EP) (Harpertown) (Dunnington) Up to 3.5x Memory Bandwidth Up to 9x Memory Bandwidth1 Up to 2.5x Database Performance Up to 3x Database Performance2 Up to 1.7x Integer Throughput > 1.7x Integer Throughput Up to 2.2x Floating Point Throughput > 2.2x Floating Point Throughput Expecting larger gains from Nehalem Architecture in EX 1Based on May’09 internal measurement using Intel internal workload 23x Performance vs. Prior Generation based on Intel internal measurements on an internal OLTP workload comparing 4S Nehalem-EX to 4S Intel® Xeon® X7460 (“Caneland” platform). Source. Intel. December 8, 2008. Based on Internal testing on pre-production Intel Xeon Processor 5500 based servers. Performance Gains Represent A Blend (GEO Mean) Of Five Common 2-socket Workload Types Across A Range Of Typical Usages Westmere-EP: Next Generation Xeon® Processor NEW! Significant compute performance increase at the same power* Enhanced security Intel™ 5520 Chipset – TXT for hardened virtualization PCI Express* 2.0 – AES to broaden encryption usage** Intel™ X25-E Intel™ 82599 ICH 9/10 SSDs 10GbE Controller Socket Compatible with Intel® Xeon® 5500 Platform *Intel internal estimate of integer measurements comparing Westmere-EP reference system and Nehalem-EP system **Intel internal measurements based on 140Kb standard banking transaction comparison between Westmere-EP CPU with and without AES-NI acceleration. Agenda Server Roadmap Client Roadmap Netbook / Nettop Roadmap Nehalem / Westmere Client Roadmap 2009 2010+ X58 Platform 2010 HEDT Platform Intel® Core i7 Extreme Processor (4C/8T) 32nm Gulftown Processor (6C/12T) Desktop Extreme / Intel® Core i7 Processor (4C/8T) High-End Desktop Intel® X58 Express Chipset Intel® X58 Express Chipset Piketon / Kings Creek Platforms McCreary Lynnfield (4C/8T) Platform Future Intel® Desktop 32nm Clarkdale (2C/4T) 45nm Intel® micro- Performance / Intel 5 series Chipset Processor architecture Mainstream codename Calpella Platform Sandy Bridge Santa Rosa Clarksfield (4C/8T) & Montevina Mobile 32nm Arrandale (2C/4T) 45nm Intel® Extreme / Intel 5 series-M Chipset Processor Performance / Mainstream 32nm Westmere extends Nehalem through the mainstream All dates, product descriptions, availability, and plans are forecasts and subject to change without notice. Enabling Nehalem For Every Segment 2008 2009+ 4 Cores / 2 Cores / 4 Threads with 8 Threads Integrated Graphics High End Desktop Mainstream Desktop Revolutionary Microarchitecture Thin & Light Notebook Platform Re-partition 32nm Process Technology 45 nm High-K 32nm High-K All dates, product descriptions, availability, and plans are forecasts and subject to change without notice. Get the Best of Both Worlds with the new Intel® Core™ i7 processor Higher is Better Highly Threaded Apps Lightly Threaded Apps Balanced performance with Dynamic Architecture 860 processor - i7 ™ Core ® to Intel (8M Cache, (8M 2.80 GHz) Videos Games Multitasking Productivity Music Normalized Normalized Accelerate Everything! *Other names and brands may be claimed as the property of others. System Configurations and Disclaimers: End of Presentation Mainstream Client Platform Repartitioning Penryn based Westmere based 3-Chip Solution 2-Chip Solution Processor Processor PCIe iGFX IMC DDR 3 Graphics FSB Intel® Flexible PCIe Intel® 4 Series Chipset Display DMI Graphics Interface DDR 2/3 iGFX MC Intel® 5 Series Chipset Display Display Display ME Display DMI Clock Buffer ICH ME I/O Clocks I/OI/O Repartitioning of the Client Platform Greater Performance and Lower Power via Higher Integration First 32nm Westmere Products Key Features 32nm Westmere Processor Intel® Turbo Boost Technology Core Intel® Hyper-Threading Technology Intel® Graphics Media Accelerator 45nm Integrated Integrated Memory Controller Graphics & with 2 Channel DDR3 Integrated Memory Controller Not all features are available on All dates, product descriptions, availability, and plans are every processor line item forecasts and subject to change without notice. SPEC* CPU2006 (Est.) (Est.) Intel® Clarkdale Processors: Major Performance Advances for desktop PCs SPEC, SPECint, SPECfp, SPECrate are trademarks of the Standard Performance Evaluation Corporation. For more information go to: www.spec.org/spec/trademarks.html. Source: Intel. Estimate based on pre-production Clarkdale processor (3.33GHz/4MB ), 4GB (2x2GB) Dual channel DDR3-1333, 7200 rpm HDD. Measured results based on Intel® Core™ 2 Duo E8500 3.16GHz/1333MHz FSB/6MB and Intel® Core™ 2 Quad Q9400 2.66GHz/1333MHz FSB/6MB: Intel DG45ID, Kingston* 4GB (2x2GB) Dual channel DDR2 800 5-5-5-18, Seagate* 1TB HDD, X4500HD with 8.15.10.1840 BIOS: IDG4510H.86A.1357, Intel INF 9.1.1.1015) Graphics Capability Roadmap: 2009-2011 • Expand the Processor value proposition with new media, 3D and Sandy power management technologies Bridge that scale with our process +Next gen Intel® Clear technology and tick tock cadence Video HD Technology – Small form factors +Graphics Turbo+ – Power savings – Media functionality Clarkdale Arrandale – 3D standards +Intel® Clear Video HD Technology with dual HD stream support +Premium Audio +Graphics Turbo1 G45 GM45 • Full HD/Bluray support • DX10, WDDM1.1 Graphics • Advanced Mobile power saving technologies 1. Feature only available on the mobile version All dates, product descriptions, availability, and plans are forecasts and subject to change without notice. Extending Performance Leadership for Enthusiasts 2008 2010 High End Desktop 4 Cores 6 Cores 8 Threads 12 Threads Revolutionary Compatible with Intel® Microarchitecture X58 Express Chipset 45nm High-K 32nm High-K 6-Core Gulftown Platform Coming in 2010 All dates, product descriptions, availability, and plans are forecasts and subject to change without notice. Larrabee Execution Update First products: discrete performance graphics Software development vehicle shipping now Enemy territory: Quake Wars, id Software Different Devices for Different Uses Ultra-thin Laptop • Premium offering spanning consumer price pts Mainstream Laptop • 0.8-1.0” high, >= 11.6” screens • Thin & light for Increased mobility • Great performance for entertainment, productivity, • Multitasking performance & and rich web experience rich internet experience • Content creation and • Content Creation/Editing Intense workloads • Range of form factors Netbook • <= 10.2” screens • Purpose-built for Internet use • Learn, Communicate, View • Content consumption Momentum Continues With Transition to Intel® Dual Core Processors for Ultra-Thin Laptops! Q3 ‘09 Q4 ‘09 Performance SU9xxx Dual Core ULV Processors SU3xxx Single Core SU7xxx Dual Core Transactional Dual SU2xxx Core SU4xxx Single Core Dual Core 7xx SU2xxx Dual Core Value Single Core 7xx Single Core All dates, product descriptions, availability, and plans are forecasts and subject to change without notice. Agenda Server Roadmap Client Roadmap Netbook / Nettop Roadmap Netbook / Nettop Roadmap 2009 2010+ Netbook Platform Pine Trail-M Platform Diamondville Processor Pineview-M Processor Mobile Intel® 945GSE Express Chipset Tiger Point PCH ICH7-M Netbooks 3 chip to 2 chip Nettop Platform Pine Trail-D Platform Diamondville Processor Pineview-D Processor (1 or 2 cores) (1 or 2 cores) Nettops Intel® 945GC Express Chipset Tiger Point PCH ICH7 Purpose built solutions to enable netbooks and nettops for the internet and basic computing All dates, product descriptions, availability, and plans are forecasts and subject to change without notice. Pine Trail: Second Generation Net* Platform Net* Platform’08 Pine Trail Graphics/display move into Processor Intel® AtomTM Panel processor
Load more

Recommended publications
  • Introduction to the Poulson (Intel 9500 Series) Processor Openvms Advanced Technical Boot Camp 2015 Keith Parris / September 29, 2015
    Introduction to the Poulson (Intel 9500 Series) Processor OpenVMS Advanced Technical Boot Camp 2015 Keith Parris / September 29, 2015 © Copyright 2015 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice. Information on Poulson from Intel’s ISSCC Paper © Copyright 2015 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice. Poulson information from Intel’s ISSCC Paper http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/itanium-poulson-isscc-paper.pdf 3 © Copyright 2015 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice. Poulson information from Intel’s ISSCC Paper http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/itanium-poulson-isscc-paper.pdf 4 © Copyright 2015 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice. Poulson information from Intel’s ISSCC Paper http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/itanium-poulson-isscc-paper.pdf 5 © Copyright 2015 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice. Poulson information from Intel’s ISSCC Paper • Intel presented a paper on Poulson at the International Solid-State Chips Conference (ISSCC) in July 2011. From this, we learned: • Poulson would be in a 32 nm process (2 process generations ahead from Tukwila, which was at 65 nm, skipping the 45 nm process) • The socket would be compatible with Tukwila • Poulson would have 8 cores, of a brand new core design • The front end (instruction fetch) would be decoupled from the back end (instruction execution) • Poulson could execute and retire as many as 12 instructions per cycle, double Tukwila’s 6 instructions http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/itanium-poulson-isscc-paper.pdf 6 © Copyright 2015 Hewlett-Packard Development Company, L.P.
    [Show full text]
  • Microcode Revision Guidance August 31, 2019 MCU Recommendations
    microcode revision guidance August 31, 2019 MCU Recommendations Section 1 – Planned microcode updates • Provides details on Intel microcode updates currently planned or available and corresponding to Intel-SA-00233 published June 18, 2019. • Changes from prior revision(s) will be highlighted in yellow. Section 2 – No planned microcode updates • Products for which Intel does not plan to release microcode updates. This includes products previously identified as such. LEGEND: Production Status: • Planned – Intel is planning on releasing a MCU at a future date. • Beta – Intel has released this production signed MCU under NDA for all customers to validate. • Production – Intel has completed all validation and is authorizing customers to use this MCU in a production environment.
    [Show full text]
  • 2Nd Generation Intel Core Processor Family with Intel 6 Series Chipset Development Kit User Guide
    2nd Generation Intel® Core™ Processor Family with Intel® 6 Series Chipset Development Kit User Guide March 2011 Document Number: 325208 About This Document INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR. Intel may make changes to specifications and product descriptions at any time, without notice. Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights. Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Intel processor numbers are not a measure of performance.
    [Show full text]
  • Class-Action Lawsuit
    Case 3:20-cv-00863-SI Document 1 Filed 05/29/20 Page 1 of 279 Steve D. Larson, OSB No. 863540 Email: [email protected] Jennifer S. Wagner, OSB No. 024470 Email: [email protected] STOLL STOLL BERNE LOKTING & SHLACHTER P.C. 209 SW Oak Street, Suite 500 Portland, Oregon 97204 Telephone: (503) 227-1600 Attorneys for Plaintiffs [Additional Counsel Listed on Signature Page.] UNITED STATES DISTRICT COURT DISTRICT OF OREGON PORTLAND DIVISION BLUE PEAK HOSTING, LLC, PAMELA Case No. GREEN, TITI RICAFORT, MARGARITE SIMPSON, and MICHAEL NELSON, on behalf of CLASS ACTION ALLEGATION themselves and all others similarly situated, COMPLAINT Plaintiffs, DEMAND FOR JURY TRIAL v. INTEL CORPORATION, a Delaware corporation, Defendant. CLASS ACTION ALLEGATION COMPLAINT Case 3:20-cv-00863-SI Document 1 Filed 05/29/20 Page 2 of 279 Plaintiffs Blue Peak Hosting, LLC, Pamela Green, Titi Ricafort, Margarite Sampson, and Michael Nelson, individually and on behalf of the members of the Class defined below, allege the following against Defendant Intel Corporation (“Intel” or “the Company”), based upon personal knowledge with respect to themselves and on information and belief derived from, among other things, the investigation of counsel and review of public documents as to all other matters. INTRODUCTION 1. Despite Intel’s intentional concealment of specific design choices that it long knew rendered its central processing units (“CPUs” or “processors”) unsecure, it was only in January 2018 that it was first revealed to the public that Intel’s CPUs have significant security vulnerabilities that gave unauthorized program instructions access to protected data. 2. A CPU is the “brain” in every computer and mobile device and processes all of the essential applications, including the handling of confidential information such as passwords and encryption keys.
    [Show full text]
  • Multiprocessing Contents
    Multiprocessing Contents 1 Multiprocessing 1 1.1 Pre-history .............................................. 1 1.2 Key topics ............................................... 1 1.2.1 Processor symmetry ...................................... 1 1.2.2 Instruction and data streams ................................. 1 1.2.3 Processor coupling ...................................... 2 1.2.4 Multiprocessor Communication Architecture ......................... 2 1.3 Flynn’s taxonomy ........................................... 2 1.3.1 SISD multiprocessing ..................................... 2 1.3.2 SIMD multiprocessing .................................... 2 1.3.3 MISD multiprocessing .................................... 3 1.3.4 MIMD multiprocessing .................................... 3 1.4 See also ................................................ 3 1.5 References ............................................... 3 2 Computer multitasking 5 2.1 Multiprogramming .......................................... 5 2.2 Cooperative multitasking ....................................... 6 2.3 Preemptive multitasking ....................................... 6 2.4 Real time ............................................... 7 2.5 Multithreading ............................................ 7 2.6 Memory protection .......................................... 7 2.7 Memory swapping .......................................... 7 2.8 Programming ............................................. 7 2.9 See also ................................................ 8 2.10 References .............................................
    [Show full text]
  • Evaluation of the Intel Sandy Bridge-EP Server Processor
    Evaluation of the Intel Sandy Bridge-EP server processor Sverre Jarp, Alfio Lazzaro, Julien Leduc, Andrzej Nowak CERN openlab, March 2012 – version 2.2 Executive Summary In this paper we report on a set of benchmark results recently obtained by CERN openlab when comparing an 8-core “Sandy Bridge-EP” processor with Intel’s previous microarchitecture, the “Westmere-EP”. The Intel marketing names for these processors are “Xeon E5-2600 processor series” and “Xeon 5600 processor series”, respectively. Both processors are produced in a 32nm process, and both platforms are dual-socket servers. Multiple benchmarks were used to get a good understanding of the performance of the new processor. We used both industry-standard benchmarks, such as SPEC2006, and specific High Energy Physics benchmarks, representing both simulation of physics detectors and data analysis of physics events. Before summarizing the results we must stress the fact that benchmarking of modern processors is a very complex affair. One has to control (at least) the following features: processor frequency, overclocking via Turbo mode, the number of physical cores in use, the use of logical cores via Simultaneous Multi-Threading (SMT), the cache sizes available, the memory configuration installed, as well as the power configuration if throughput per watt is to be measured. Software must also be kept under control and we show that a change of operating system or compiler can lead to different results, as well. We have tried to do a good job of comparing like with like. In summary, we obtained a performance improvement of 9 – 20% per core and 46 – 60% improvement across all cores available.
    [Show full text]
  • The Intel X86 Microarchitectures Map Version 2.0
    The Intel x86 Microarchitectures Map Version 2.0 P6 (1995, 0.50 to 0.35 μm) 8086 (1978, 3 µm) 80386 (1985, 1.5 to 1 µm) P5 (1993, 0.80 to 0.35 μm) NetBurst (2000 , 180 to 130 nm) Skylake (2015, 14 nm) Alternative Names: i686 Series: Alternative Names: iAPX 386, 386, i386 Alternative Names: Pentium, 80586, 586, i586 Alternative Names: Pentium 4, Pentium IV, P4 Alternative Names: SKL (Desktop and Mobile), SKX (Server) Series: Pentium Pro (used in desktops and servers) • 16-bit data bus: 8086 (iAPX Series: Series: Series: Series: • Variant: Klamath (1997, 0.35 μm) 86) • Desktop/Server: i386DX Desktop/Server: P5, P54C • Desktop: Willamette (180 nm) • Desktop: Desktop 6th Generation Core i5 (Skylake-S and Skylake-H) • Alternative Names: Pentium II, PII • 8-bit data bus: 8088 (iAPX • Desktop lower-performance: i386SX Desktop/Server higher-performance: P54CQS, P54CS • Desktop higher-performance: Northwood Pentium 4 (130 nm), Northwood B Pentium 4 HT (130 nm), • Desktop higher-performance: Desktop 6th Generation Core i7 (Skylake-S and Skylake-H), Desktop 7th Generation Core i7 X (Skylake-X), • Series: Klamath (used in desktops) 88) • Mobile: i386SL, 80376, i386EX, Mobile: P54C, P54LM Northwood C Pentium 4 HT (130 nm), Gallatin (Pentium 4 Extreme Edition 130 nm) Desktop 7th Generation Core i9 X (Skylake-X), Desktop 9th Generation Core i7 X (Skylake-X), Desktop 9th Generation Core i9 X (Skylake-X) • Variant: Deschutes (1998, 0.25 to 0.18 μm) i386CXSA, i386SXSA, i386CXSB Compatibility: Pentium OverDrive • Desktop lower-performance: Willamette-128
    [Show full text]
  • Intel® Technology Journal the Original 45Nm Intel Core™ Microarchitecture
    Volume 12 Issue 03 Published October 2008 ISSN 1535-864X DOI: 10.1535/itj.1203 Intel® Technology Journal The Original 45nm Intel Core™ Microarchitecture Intel Technology Journal Q3’08 (Volume 12, Issue 3) focuses on Intel® Processors Based on the Original 45nm Intel Core™ Microarchitecture: The First Tick in Intel’s new Architecture and Silicon “Tick-Tock” Cadence The Technical Challenges of Transitioning Original 45nm Intel® Core™ 2 Processor Performance Intel® PRO/Wireless Solutions to a Half-Mini Card Power Management Enhancements Greater Mobility Through Lower Power in the 45nm Intel® Core™ Microarchitecture Improvements in the Intel® Core™ 2 Penryn Processor Family Architecture Power Improvements on 2008 Desktop Platforms and Microarchitecture Mobility Thin and Small Form-Factor Packaging for Intel® Processors Based on Original 45nm The First Six-Core Intel® Xeon™ Microprocessor Intel Core™ Microarchitecture More information, including current and past issues of Intel Technology Journal, can be found at: http://developer.intel.com/technology/itj/index.htm Volume 12 Issue 03 Published October 2008 ISSN 1535-864X DOI: 10.1535/itj.1203 Intel® Technology Journal The Original 45nm Intel Core™ Microarchitecture Articles Preface iii Foreword v Technical Reviewers vii Original 45nm Intel® Core™ 2 Processor Performance 157 Power Management Enhancements in the 45nm Intel® Core™ Microarchitecture 169 Improvements in the Intel® Core™ 2 Penryn Processor Family Architecture 179 and Microarchitecture Mobility Thin and Small Form-Factor Packaging
    [Show full text]
  • M39 Sandy Bridge-PDF
    SANDY BRIDGE SPANS GENERATIONS Intel Focuses on Graphics, Multimedia in New Processor Design By Linley Gwennap {9/27/10-01} ................................................................................................................... Intel’s processor clock has tocked, delivering a next- periods. For notebook computers, these improvements can generation architecture for PCs and servers. At the recent significantly extend battery life by completing tasks more Intel Developer’s Forum (IDF), the company unveiled its quickly and allowing the system to revert to a sleep state. Sandy Bridge processor architecture, the next tock in its tick-tock roadmap. The new CPU is an evolutionary im- Integration Boosts Graphics Performance provement over its predecessor, Nehalem, tweaking the Intel had a false start with integrated graphics: the ill-fated branch predictor, register renaming, and instruction de- Timna project, which was canceled in 2000. More recently, coding. These changes will slightly improve performance Nehalem-class processors known as Arrandale and Clark- on traditional integer applications, but we may be reaching dale “integrated” graphics into the processor, but these the point where the CPU microarchitecture is so efficient, products actually used two chips in one package, as Figure few ways remain to improve performance. 1 shows. By contrast, Sandy Bridge includes the GPU on The big changes in Sandy Bridge target multimedia the processor chip, providing several benefits. The GPU is applications such as 3D graphics, image processing, and now built in the same leading-edge manufacturing process video processing. The chip is Intel’s first to integrate the as the CPU, rather than an older process, as in earlier graphics processing unit (GPU) on the processor itself.
    [Show full text]
  • A 65 Nm 2-Billion Transistor Quad-Core Itanium Processor
    18 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 1, JANUARY 2009 A 65 nm 2-Billion Transistor Quad-Core Itanium Processor Blaine Stackhouse, Sal Bhimji, Chris Bostak, Dave Bradley, Brian Cherkauer, Jayen Desai, Erin Francom, Mike Gowan, Paul Gronowski, Dan Krueger, Charles Morganti, and Steve Troyer Abstract—This paper describes an Itanium processor imple- mented in 65 nm process with 8 layers of Cu interconnect. The 21.5 mm by 32.5 mm die has 2.05B transistors. The processor has four dual-threaded cores, 30 MB of cache, and a system interface that operates at 2.4 GHz at 105 C. High speed serial interconnects allow for peak processor-to-processor bandwidth of 96 GB/s and peak memory bandwidth of 34 GB/s. Index Terms—65-nm process technology, circuit design, clock distribution, computer architecture, microprocessor, on-die cache, voltage domains. I. OVERVIEW Fig. 1. Die photo. HE next generation in the Intel Itanium processor family T code named Tukwila is described. The 21.5 mm by 32.5 mm die contains 2.05 billion transistors, making it the first two billion transistor microprocessor ever reported. Tukwila combines four ported Itanium cores with a new system interface and high speed serial interconnects to deliver greater than 2X performance relative to the Montecito and Montvale family of processors [1], [2]. Tukwila is manufactured in a 65 nm process with 8 layers of copper interconnect as shown in the die photo in Fig. 1. The Tukwila die is enclosed in a 66 mm 66 mm FR4 laminate package with 1248 total landed pins as shown in Fig.
    [Show full text]
  • Intel® Celeron™ P4000 and U3000 Mobile Processor Series
    Intel® Celeron™ P4000 and U3000 Mobile Processor Series External Design Specification — Volume One This is volume 1 of 2. Refer to Document 416057 for Volume 2 Rev 1.5 March 2010 Intel Confidential Document Number:442690 INFORMATIONLegal Lines and Disclaimers IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information. The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications.
    [Show full text]
  • Asuspro B9440 Business Notebook the World's Lightest 14
    ASUS recommends Windows 10 Pro. ASUSPRO B9440 BUSINESS NOTEBOOK THE WORLD’S LIGHTEST 14” BUSINESS NOTEBOOK. The ASUSPRO B9440 offers what modern managers need for the maximum computing performance anytime and anywhere in the world. Weighing just 1 Kg, it is the world’s lightest 14” business notebook with enterprise durability and is MIL-STD 810G graded. TRAVEL EASY WITH NO WORRIES. on-the-go. The ultra-narrow bezel of 5.4mm wide at the top and on both sides of the notebook also provides the advantage of a wide 14” screen Business travel is made easy with this world’s lightest 14” business but with an overall size which is smaller than conventional 13” notebooks. notebook. Not to mention the notebook’s ultra-compact design’s footprint which is no larger than many 13” notebooks making it ultra-convenient The slim, ergonomic and spill-resistant keyboard is designed with a tilting to carry or work while on-the-go. angle, featuring a tilting hinge mechanism, which allows the keyboard to shift to the optimum angle for the ideal typing position each time the Heavy duty robustness is critical for any business notebook and the notebook is opened. The sculpted keycaps along with its long 1.5mm ASUSPRO B9440 is built with enterprise durability in a tough all-metal travel distance on the glass-covered backlit keyboard also give a much chassis crafted from Magnesium alloy. It is also MIL-STD 810G graded more comfortable user experience. and has passed the stringent reliability standards of ASUSPRO to ensure the dependable operation for the notebook in any environment.
    [Show full text]