DOCSLIB.ORG

AP-186 Introduction to the 80186 Microprocessor Mar83

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
AP-186 Introduction to the 80186 Microprocessor Mar83 inter APPLICATION AP-186 NOTE March 1983 © INTEL CORPORATION, 1983 ORDER NUMBER: 210973-001 Intel Corporation makes no warranty for the use of Its products and assumes no responsibility for any errors which may appear In this document nor does It make a commitment to update the Information contained herein Intel retains the right to make changes to these specifications at any time, without notice Contact your local sales office to obtain the latest specifications before placing your order The following are trademarks of Intel Corporation and may only be used to Identify Intel Products BXP, CREDIT, I, ICE, 12 1CE, ICS, IDBP, IDIS, ILBX, 'm, IMMX, Inslte, INTEL, Intel, Intelevlslon, Intellec, Intellgent Identifier'", InteIBOS, Intellgent Programming'", Intelllnk, IOSP, IPDS, IRMS, ISBC, ISBX, ISDM, ISXM, Library Manager, MCS, Megachassls, Micromainframe, MULTIBUS, Multlchannel,M Plug-A-Bubble, MULTI MODULE, PROMPT, Rlpplemode, RMX/80, RUPI, System 2000, and UPI, and the combination of ICE, ICS, IRMX, ISBC, MCS, or UPI and a numerical suffix MDS IS an ordering code only and is not used as a product name or trademark MDS® IS a registered trademark of Mohawk Data SCiences Corporation . • MULTI BUS IS a patented Intel bus. Additional copies of this manual or other Intel literature may be obtained from I ntel Corporation Literature Department 3065 Bowers Avenue Santa Clara, CA 95051 © INTEL CORPORATION, 1983 INTRODUCTION TO THE CONTENTS 80186 MICROPROCESSOR 1. INTRODUCTION..... ............... 1 2. OVERVIEW OF THE 80186 .......... 2 2.1 The CPU ....................... 2 2.2 80186 CPU Enhancements ....... 2 2.3 DMA Unit ....................... 3 2.4 Timers ......................... 3 2.5 Interrupt Controller ............... 3 2.6 Clock Generator ................ 3 2.7 Chip Select and Ready Generation Un~ ........................... 3 2.8 Integrated Peripheral Accessing .. 3 3. USING THE 80186 .................. 4 3.1 Bus Interfacing to the 80186 ...... 4 3.1.1 Overview ................... 4 3.1.2 Physical Address Generation . 5 3.1.3 80186 Data Bus Operation ... 7 3.1.4 80188 Data Bus Operation '" 7 3.1.5 General Data Bus Operation .. 8 3.1.6 Control Si9..l:§Is .............. 9 3.1.6.1 RD and WR ............... 9 3.1.6.2 Queue Status Signals ...... 11 3.1.6.3 Status Lines ............... 11 3.1 .6.4 TEST and LOCK' ........... 11 3.1.7 HALT Timing ................ 12 3.1.8 8288 and 8289 Interfacing ..... 12 3.1.9 Ready Interfacing ............ 13 3.1.10 Bus Performance Issues .... 16 3.2 Example Memory Systems ....... 16 3.2.1 2764 Interface ............... 16 3.2.2 2186 Interface ............... 17 3.2.38203 DRAM Interface ........ 19 3.2.4 8207 DRAM Interface ........ 19 3.3 HOLD/HLDA Interface ........... 21 3.3.1 HOLD Response ............ 21 3.3.2 HOLD/HLDA Timing and Bus Latency ...................... 21 3.3.3 Coming out of hold .......... 23 3.4 Differences Between the 8086 bus and the 80186 Bus .............. 23 4. DMA UNIT INTERFACING ........... 26 4.1 DMA Features .................. 26 4.2 DMA Unit Programming .......... 26 4.3 DMA Transfers .................. 28 4.4 DMA Requests .................. 28 4.4.1 DMA Request timing and latency ...................... 28 4.5 DMA Acknowledge .............. 30 4.6 Internally Generated DMA Requests ...................... 30 4.7 Externally Synchronized DMA Transfers ...................... 30 AFN·21 0973 AP-186 4.7.1 Source Synchronized DMA 6.6.4 iRMX 86 Mode ............... 49 Transfers .................... 30 6.7 Example 8259A/Cascade Mode 4.7.2 Destination Synchronized DMA Interface ....................... 50 Transfers .................... 30 6.8 Example 80130 iRMX 86 Mode 4.8 DMA Halt and NMI .............. 32 Interface ....................... 50 4.9 Example DMA Interfaces ......... 32 6.9 Interrupt Latency ................ 50 4.9.1 8272 Floppy Disk Interface ... 32 7. CLOCK GENERATOR ............... 51 4.9.28274 Serial Communication 7.1 Crystal Oscillator ................ 51 Interface ..................... 34 7.2 Using an External Oscillator ...... 51 5. TIMER UNIT INTERFACING ......... 34 7.3 Clock Generator ................ 52 5.1 Timer Operation ................. 34 7.4 Ready Generation ... : ........... 52 5.2 Timer Registers ................. 34 7.5 Reset .......................... 52 5.3 Timer Events ................... 37 8. CHIP SELECTS .................... 52 5.4 Timer Input Pin Operation ........ 37 8.1 Memory Chip Selects ............ 53 5.5 Timer Output Pin Operation ...... 38 8.2 Peripheral Chip Selects .......... 53 5.6 Sample 80186 Timer Applications . 38 8.3 Ready Generation ............... 53 5.6.1 80186 Timer Real Time Clock. 39 8.4 Examples of Chip Select Usage ... 54 5.6.2 80186 Timer Baud Rate 8.5 Overlapping Chip Select Areas ... 54 Generator .................... 39 9. SOFTWARE IN AN 80186 SYSTEM ... 55 5.6.3 80186 Timer Event Counter ... 39 6. 80186 INTERRUPT CONTROLLER 9.1 S?:~re~ln~t~~I.i~~~i~.n. ~~ ~.n. ~?1.~~ ... 55 INTERFACING ................... 40 9.2 Initialization for iRMX 86 .......... 55 6.1 Interrupt Controller Model ........ 40 9.3 Instruction Execution Differences 6.2 Interrupt Controller Operation .... 40 Between the 8086 and 80186 .... 55 6.3 Interrupt Controller Registers ..... 40 10. CONCLUSiONS ................... 56 6.3.1 Control Registers ............ 40 6.3.2 Request Register ............ 41 6.3.3 Mask Register and Priority Mask Register ..................... 41 APPENDIX A - Peripheral Control 6.3.4 In-Service Register .......... 41 Block ............................ 58 6.3.5 Poll and Poll Status Registers . 42 A.1 Setting the Base Location of the 6.3.6 End of Interrupt Register ..... 42 Peripheral Control Block ........ 58 6.3.7 Interrupt Status Register ..... 43 A.2 Peripheral Control Block Registers 59 6.3.8 Interrupt Vector Register ..... 43 APPENDIX B - Synchronizers ........ 60 6.4 Interrupt Sources ............... 43 B.1 Why Synchronizers Are Required . 60 6.4.1 Internal Interrupt Sources .... 43 B.2 80186 Synchronizers ............ 60 6.4.2 External Interrupt Sources ..... 43 APPENDIX C - 80186 Example DMA 6.4.3 iRMX 86 Mode Interrupt Interface Code ................... 61 Sources ..................... 44 APPENDIX D - 80186 Example Timer 6.5 Interrupt Response ............... 44 Interface Code ................... 64 6.5.1 Internal Vectoring, Master APPENDIX E - 80186 Example Interrupt Mode ........................ 45 Controller Interface Code ......... 68 6.5.2 Internal Vectoring, iRMX 86 APPENDIX F - 80186/8086 Example Mode ........................ 46 System Initialization Code ........ 70 6.5.3 External Vectoring ........... 47 APPENDIX G - 80186 Wait State 6.6 Interrupt Controller External Performance ..................... 72 Connections .................... 47 APPENDIX H - 80186 New 6.6.1 Direct Input Mode ........... 48 Instructions ...................... 76 6.6.2 Cascade Mode .............. 48 APPENDIX I - 80186/80188 6.6.3 Special Fully Nested Mode ... 48 Differences ...................... 78 AFN-21 0973 inter AP-186 on a single chip (see Figure I), system construction is 1. INTRODUCTION simplified since many of the peripheral interfaces are in­ As state of the art technology has increased the number tegra ted on to the device. of transistors possible on a single integrated circuit, The 80186 family actually consists of two processors: the these devices have attained new, higher levels of both 80186 and 80188. The only difference between the two performance and functionality. Riding this crest are the processors is that the 80186 maintains a 16-bit external Intel 80186 and 80286 microprocessors. While the data bus while the 80188 has an 8-bit external data bus. 80286 has added memory protection and management Internally, they both implement the same processor with to the basic 8086 architecture, the 80186 has integrated the same integrated peripheral components. Thus, ex­ six separate functional blocks into a single device. cept where noted, all 80186 information in this note also The purpose of this note is to explain, through example, applies to the 80188. The implications of having an 8-bit the use of the 80186 with various peripheral and mem­ external data bus on the 80188 are explicitly noted in ap­ ory devices. Because the 80186 integrates a DMA unit, pendix I. Any parametric values included in this note are timer unit, interrupt controller unit, bus controller unit taken from the iAPX 186 Advance Information data and chip select and ready generation unit with the CPU sheet, and pertain to 8Mhz devices. INT3/1NTAI INT2/11'1fAii CLKOUT Vee GND INTI TMR OUT 1 TMR OUT 0 TMR IN t TMR IN t rlD~ ~ 1 Nil INITO ,1 ,~ 'ExECUTIoN iiNiT1 PROGRAMMABLE I I ~ ~ TIMERS X, X, I 0 1 2 16-81T I MAX COUNT ~~ ALU PROGRAMMABLE REGISTER B ~1. I INTERRUPT CLOCK I CONTROLLER MAXCQUNT GENERATOR REGISTER A 16-81T I GENERAL I CONTROL REGISTERS PURPOSE REGISTERS I CONTROt I 16-81T -.J REGISTERS COUNT REGISTER r {'[ { { INTERNAL BUS DRQO .-1- DRQl J U U PROGRAMMABLE+ ~ DMAUNIT c- O 1 CHIP·SELECT 20·BIT SRDY'-I- UNIT SOURCE POINTERS AROY -I- BUS INTERFACE 20·BIT IS-BIT TEST -I- UNIT L) DESTINATION HOLD SEGMENT POINTERS '-I- REGISTERS HLDA,"-f- PROGRAMMABLE 16·61T 6-BYTE CONTROL I RES,-I- PREFETCH TRANSFER COUNT RESET '--f- QUEUE REGISTERS 11 CONTROL REGISTERS I III {}JJ ~DiN l~AtE ucs _ 1_ PCS6/A2~ LOCK RD ADO- AI6/S3- ±t LCS PCSS/Al ADIS A19/S6 DT/A BHE/S7 MCS0-3 PCSO-' Figure 1. 80186 Block Diagram AFN·210973 AP·186 2. OVERVIEW OF THE 80186 wealth of conditional branch and other control instructions. 2.1 The CPU In the 80186, as in the 8086, instruction fetching and in­ struction execution are performed by separate units: the The 80186 CPU shares a common base architecture bus interface unit and the execution unit, respectively. with the 8086, 8088 and 80286. It is completely object The 80186 also has a 6-byte prefetch queue as does the code compatible with the 8086/88. This architecture 8086. The 80188 has a 4-byte prefetch queue as does the features four 16-bit general purpose registers (AX,BX, 8088. As a program is executing, opcodes are fetched CX,DX) which may be used as operands in most arith­ from memory by the bus interface unit and placed in this metic operations in either 8 or 16 bit units.
Load more

Recommended publications
  • CISC Processor - Intel X86
    Architecture of Computers and Parallel Systems Part 4: Intel x86 History Ing. Petr Olivka [email protected] Department of Computer Science FEI VSB-TUO Architecture of Computers and Parallel Systems Part 4: Intel x86 History Ing. Petr Olivka [email protected] Department of Computer Science FEI VSB-TUO Architecture of Computers and Parallel Systems Part 4: Intel x86 History Ing. Petr Olivka [email protected] Department of Computer Science FEI VSB-TUO CISC Processor - Intel x86 This chapter will introduce the CISC processors evolution. We will try to illustrate the history on one typical processor, because the comparison of multiple processors simultaneously would not be clear for readers. But the selection of one typical processor is complicated due to a variety of products and manufactures in the past 30 years. We have decided to describe in this presentation one of the best- known and longest mass-produced processors in existence. We definitely do not want to say that it is the best technology or that these are processors with the highest performance! The Intel x86 processors are the selected product line. Intel 8080 (Year-Technology-Transistors-Frequency-Data bus-Address Bus) Y: 1974 T: NMOS 6μm Tr: 6000 F: 2MHz D: 8b A: 16b This 8 bit processor is not directly the first member of x86 series, but it can not be skipped. It is one of the first commercially successful microprocessors. This microprocessor became the basis for a number of the first single-board computers and its instruction set inspired other manufacturers to develop 8-bit processors.
    [Show full text]
  • Communication Theory II
    Microprocessor (COM 9323) Lecture 2: Review on Intel Family Ahmed Elnakib, PhD Assistant Professor, Mansoura University, Egypt Feb 17th, 2016 1 Text Book/References Textbook: 1. The Intel Microprocessors, Architecture, Programming and Interfacing, 8th edition, Barry B. Brey, Prentice Hall, 2009 2. Assembly Language for x86 processors, 6th edition, K. R. Irvine, Prentice Hall, 2011 References: 1. Computer Architecture: A Quantitative Approach, 5th edition, J. Hennessy, D. Patterson, Elsevier, 2012. 2. The 80x86 Family, Design, Programming and Interfacing, 3rd edition, Prentice Hall, 2002 3. The 80x86 IBM PC and Compatible Computers, Assembly Language, Design, and Interfacing, 4th edition, M.A. Mazidi and J.G. Mazidi, Prentice Hall, 2003 2 Lecture Objectives 1. Provide an overview of the various 80X86 and Pentium family members 2. Define the contents of the memory system in the personal computer 3. Convert between binary, decimal, and hexadecimal numbers 4. Differentiate and represent numeric and alphabetic information as integers, floating-point, BCD, and ASCII data 5. Understand basic computer terminology (bit, byte, data, real memory system, protected mode memory system, Windows, DOS, I/O) 3 Brief History of the Computers o1946 The first generation of Computer ENIAC (Electrical and Numerical Integrator and Calculator) was started to be used based on the vacuum tube technology, University of Pennsylvania o1970s entire CPU was put in a single chip. (1971 the first microprocessor of Intel 4004 (4-bit data bus and 2300 transistors and 45 instructions) 4 Brief History of the Computers (cont’d) oLate 1970s Intel 8080/85 appeared with 8-bit data bus and 16-bit address bus and used from traffic light controllers to homemade computers (8085: 246 instruction set, RISC*) o1981 First PC was introduced by IBM with Intel 8088 (CISC**: over 20,000 instructions) microprocessor oMotorola emerged with 6800.
    [Show full text]
  • Computer Architectures an Overview
    Computer Architectures An Overview PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sat, 25 Feb 2012 22:35:32 UTC Contents Articles Microarchitecture 1 x86 7 PowerPC 23 IBM POWER 33 MIPS architecture 39 SPARC 57 ARM architecture 65 DEC Alpha 80 AlphaStation 92 AlphaServer 95 Very long instruction word 103 Instruction-level parallelism 107 Explicitly parallel instruction computing 108 References Article Sources and Contributors 111 Image Sources, Licenses and Contributors 113 Article Licenses License 114 Microarchitecture 1 Microarchitecture In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. A given ISA may be implemented with different microarchitectures.[1] Implementations might vary due to different goals of a given design or due to shifts in technology.[2] Computer architecture is the combination of microarchitecture and instruction set design. Relation to instruction set architecture The ISA is roughly the same as the programming model of a processor as seen by an assembly language programmer or compiler writer. The ISA includes the execution model, processor registers, address and data formats among other things. The Intel Core microarchitecture microarchitecture includes the constituent parts of the processor and how these interconnect and interoperate to implement the ISA. The microarchitecture of a machine is usually represented as (more or less detailed) diagrams that describe the interconnections of the various microarchitectural elements of the machine, which may be everything from single gates and registers, to complete arithmetic logic units (ALU)s and even larger elements.
    [Show full text]
  • Evolution of the Pentium
    Chapter 7B – The Evolution of the Intel Pentium This chapter attempts to trace the evolution of the modern Intel Pentium from the earliest CPU chip, the Intel 4004. The real evolution begins with the Intel 8080, which is an 8–bit design having features that permeate the entire line. Our discussion focuses on three organizations. IA–16 The 16–bit architecture found in the Intel 8086 and Intel 80286. IA–32 The 32–bit architecture found in the Intel 80386, Intel 80486, and most variants of the Pentium design. IA–64 The 64–bit architecture found in some high–end later model Pentiums. The IA–32 has evolved from an early 4–bit design (the Intel 4004) that was first announced in November 1971. At that time, memory came in chips no larger than 64 kilobits (8 KB) and cost about $1,600 per megabyte. Before moving on with the timeline, it is worth recalling the early history of Intel. Here, we quote extensively from Tanenbaum [R002]. “In 1968, Robert Noyce, inventor of the silicon integrated circuit, Gordon Moore, of Moore’s law fame, and Arthur Rock, a San Francisco venture capitalist, formed the Intel Corporation to make memory chips. In the first year of operation, Intel sold only $3,000 worth of chips, but business has picked up since then.” “In September 1969, a Japanese company, Busicom, approached Intel with a request for it to manufacture twelve custom chips for a proposed electronic calculator. The Intel engineer assigned to this project, Ted Hoff, looked at the plan and realized that he could put a 4–bit general–purpose CPU on a single chip that would do the same thing and be simpler and cheaper as well.
    [Show full text]
  • Dstni-LX Data Book
    DSTni-LX Data Book Revision F Part Number GC-900-252 Copyright and Trademark © 2003 Grid Connect, Inc. All rights reserved. No part of this manual may be reproduced or transmitted in any form for any purpose other than the purchaser's personal use, without the express written permission of Grid Connect, Inc. Grid Connect, Inc. has made every effort to provide completeness and accuracy of this material, but makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability or fitness for a particular purpose. In no event shall Grid Connect, Inc. be liable for any incidental, special, indirect, or consequential damages whatsoever included but not limited to lost profits arising out of errors or omissions in this manual or the information contained herein. Grid Connect, Inc. products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of a Grid Connect, Inc. product could create a situation where personal injury, death, or severe property or environmental damage may occur. Grid Connect, Inc. reserves the right to discontinue or make changes to its products at any time without notice. Grid Connect and the Grid Connect logo, and combinations thereof are registered trademarks of Grid Connect, Inc. DSTni is a registered trademark of Lantronix, Inc. Ethernet is a registered trademark of Xerox Corporation. Am186 is a trademark of Advanced Micro Devices, Inc.
    [Show full text]
  • Μc/OS-II User's Manual 1
    µC/OS-II TM The Real-Time Kernel User’s Manual Jean J. Labrosse Weston, FL 33326 µC/OS-II User's Manual 1. µC/OS-II User Manual . 2 1.1 Preface . 3 1.2 Getting Started with µC/OS-II . 8 1.3 Real-Time Systems Concepts . 45 1.4 Kernel Structure . 94 1.5 Task Management . 151 1.6 Time Management . 183 1.7 Timer Management . 193 1.8 Event Control Blocks . 205 1.9 Semaphore Management . 219 1.10 Mutual Exclusion Semaphores . 235 1.11 Event Flag Management . 256 1.12 Message Mailbox Management . 285 1.13 Message Queue Management . 305 1.14 Memory Management . 333 1.15 Porting µC/OS-II . 350 1.16 80x86 Port with Emulated FP Support . 413 1.17 80x86 Port with Hardware FP Support . 460 1.18 Thread Safety of the Compiler’s Run-Time Library . 492 1.19 µC/OS-II API Reference . 500 1.20 µC/OS-II Configuration Manual . 670 1.21 PC Services . 697 1.22 C Coding Conventions . 724 1.23 Licensing Policy for µC/OS-II . 739 1.24 µC/OS-II Quick Reference . 740 1.25 TO Utility . 750 1.26 Bibliography . 752 µC/OS-II User Manual µC/OS-II User's Manual µC/OS-II User Manual This book describes the design and implementation of µC/OS-II (pronounced “Micro C O S 2”), which stands for Micro-Controller Operating System Version 2. µC/OS-II is a completely portable, ROMable, scalable, preemptive, real-time, multitasking kernel. µC/OS-II is written in ANSI C and contains a small portion of assembly language code to adapt it to different processor architectures.
    [Show full text]
  • CPU History [Tualatin] [Banias] [Dothan] [Yonah (Jonah)] [Conroe] [Allendale] [Yorkfield XE] Intel Created Pentium (From Quad-Core CPU
    2nd Generation 4th Generation 5th Generation 6th Generation 7th Generation 3rd Generation Intel Pentium III-S Intel Pentium-M (Centrino) Intel Pentium-M (Centrino) Intel Core Duo (Viiv) Intel Core 2 Duo (Viiv)/Xeon Intel Core 2 Duo (Viiv) Intel Core 2 Extreme (Viiv) Intel had the first consumer CPU History [Tualatin] [Banias] [Dothan] [Yonah (Jonah)] [Conroe] [Allendale] [Yorkfield XE] Intel created Pentium (from quad-core CPU. x86/CISC Microprocessors Greek penta which means (2001) (2003) (2004) (2006) (2006) (2007) (2007) 1st Generation Intel Pentium II Xeon Intel Pentium III Xeon Centrino is not a CPU; it is Begin Core five) to distinguish the Intel [P6] [Tanner] a mobile Intel CPU paired nomeclature brand from clones. Names (1998) (1999) Intel Celeron with an Intel Wi-Fi adapter. Intel Celeron Intel Core Solo can be copyrighted, product [Tualeron] [Dothan-1024] Intel Xeon LV Intel Celeron Intel Celeron [Yonah] ID's cannot. (2001) (2004) [Sossaman] [Banias-512] [Shelton (Banias-0)] (2006) (2006) Intel Core 2 Duo Intel Core 2 Extreme Intel Celeron Intel 80386 DX Intel 80486 DX Intel Pentium Intel Pentium Pro Intel Pentium II Intel Pentium II Intel Pentium III Intel Pentium III Intel Pentium 4 Intel Pentium 4 (2004) (2004) Intel Pentium 4 Intel Pentium 4 Intel 4004 Intel 8008 Intel 8086 Intel 80286 [Conroe XE] [Conroe-L] [P3] [P4] [P5/P54/P54C] [P6] [Klamath] [Deuschutes] [Katmai] [Coppermine] [Williamette] [Northwood] [Prescott] [Cedar Mill] END-OF-LINE (Centrino Duo) (1971) (1972) (1978) (1982) (2006) (2007) (1985) (1989) (1993) (1995) (1997) (1998) (1999) (1999) (2000) (2002) (2004) (2006) [Merom] (2006) Yonah is Hebrew for Jonah.
    [Show full text]
  • Microprocessors and Microcontrollers Material
    MICROPROCESSORS AND MICROCONTROLLERS MATERIAL UNIT – I OVERVIEW ➢ Introduction to microprocessors ➢ Evolution of microprocessors ➢ Features of 8085 microprocessor ➢ Pin Diagram of 8085 microprocessor ➢ Architecture of 8085 ➢ Addressing modes of 8085 ➢ Timing Diagrams ➢ Instruction set DEPARTMENT OF ECE 1. MICROPROCESSORS AND MICROCONTROLLERS MATERIAL UNIT-I INTRODUCTION: Microprocessor acts as a CPU in a microcomputer. It is present as a single IC chip in a microcomputer. Microprocessor is the heart of the machine. A Microprocessor is a device, which is capable of 1. Receiving Input 2 Performing Computations 3. Storing data and instructions 4. Display the results 5. Controlling all the devices that perform the above 4 functions. The device that performs tasks is called Arithmetic Logic Unit (ALU). A single chip called Microprocessor performs these tasks together with other tasks. “A MICROPROCESSOR is a multipurpose programmable logic device that reads binary instructions from a storage device called memory accepts binary data as input and processes data according to those instructions and provides results as output.” Figure shows a programmable machine, which consists of a microprocessor, memory, I/O. All these three components work together to perform a given task. EVOLUTION OF MICROPROCESSORS: The microprocessor age began with the advancement in the IC technology to put all necessary functions of a CPU into a single chip. Intel started marketing its first microprocessor in the name of Intel 4004 in 1971. This was a4-bit microprocessor having 16-pins in a single chip of PMOS technology. This was called the first generation microprocessor. The Intel 4004 along with few other devices was used for making calculators.
    [Show full text]
  • Advanced Microprocessors 1
    Advanced Microprocessors 1 Intel 80186 80186 contain a 16-bit data bus. The internal register structure of the 80186 is virtually identical to the 8086. The only difference is that the 80186 contain additional reserved interrupt vectors and some very powerful built in I/O features. The 80186 and 80188 are often called embedded controllers because of their application as a controller, not as a microprocessor-based computer. Features The 80186 contains 16 bit data bus. The internal register structure of 80186 is virtually identical to the 8086. Enhanced 8086-2 CPU. Clock Generator. 2 Independent DMA Channels. Programmable Interrupt Controller. 3 Programmable 16-bit Timers. Programmable Memory and Peripheral Chip-Select Logic. Available in 10 MHz and 8 MHz Versions. Direct Addressing Capability to 1 Mbyte of Memory and 64 Kbyte I/O. Architecture Muhammed Riyas A.M, Asst.Professor,Dept. Of E.C.E,MCET Pathanamthitta Advanced Microprocessors 2 In addition to the BIU and EU, the 80186 family contains a clock generator, a programmable interrupt controller, programmable timers, a programmable DMA controller and a programmable chip selection unit. These enhancements greatly increase the utility of the 80186 and reduce the number of peripheral components required to implement a system. Clock Generator. The internal clock generator replaces the external 8284A clock generator used with the 8086/8088 microprocessors. This reduces the component count in a system. The internal clock generator has three pin connections: X1, X2, and CLKOUT. The X1 (CLKIN) and X2 (OSCOUT) pins are connected to a crystal that resonates at twice the operating frequency of the microprocessor.
    [Show full text]
  • Microprocessor, Microcomputer and Their Applications Fourth Edition
    Microprocessor, Microcomputer and their Applications Fourth Edition A.K. Mukhopadhyay Alpha Science International Ltd. Oxford, U.K. Contents vii Preface to the Fourth Edition Preface to the First Edition ix 1. Microprocessor-A Physical System 1 2. The Microprocessor System 5 2.1 Central Processing Unit (CPU) 5 2.2 Arithmetic-Logic Section 6 2.3 Accumulator 6 2.4 Status Registers 7 2.5 ALU 7 2.6 General Purpose Registers 8 2.7 Control Registers 8 2.8 Program Counter (PC) 8 2.9 Stack Pointer (SP) 8 2.10 Index Register (IX) 9 2.11 Instruction Register (IR) and Decoder 9 2.12 Timing and Control Unit 9 2.13 The Clock 70 2.14 Reset 70 2.15 Interrupt 70 2.16 Hold 70 2.17 READ and WRITE 7 7 2.18 IORandMR77 2.19 Address Latch Enable 77 3. The 8085A Microprocessor 12 3.1 Architecture and Organisation of 8085A 72 3.2 The ALU 14 3.3 Registers 14 3.4 Timing and Control Unit 75 3.5 Pin Configuration of 8085A 77 3.6 Interface 18 INTEL 8085 Assembly Language Programming 4.1 Instruction Set for 8085/8085A 22 4.2 Data Movement Instructions 23 4.3 PUSH and POP 25 4.4 Increment and Decrement Instructions 26 4.5 Rotate and Shift Instructions 26 4.6 Set, Compliment and Decimal Adjustment Instructions 28 4.7 Add, Subtract and Compare Instructions 29 4.8 AND, OR EXCLUSIVE-OR Instructions 30 4.9 JUMP, CALL and RESTART Instructions 31 4.10 CONDITIONAL JUMP, CALL and RETURN 31 4.11 Loops in Programs 32 4.12 Uses of Subroutines 33 4.13 Delay Subroutine 38 4.14 Instruction Modes 43 4.15 Instruction Bytes 43 Memories 5.1 Semiconductor Memories 45 5.2 Non-volatile RAM 46 5.3 Pin Configuration of RAM, EPROM and EEPROM 47 5.4 Dynamic RAM 48 5.5 Memory Map 49 Interfacing the Microprocessors 6.1 Speed 50 6.2 Level 50 6.3 Data Form 57 6.4 Control Bus Function 51 6.5 Bus-Demultiplexing 54 6.6 Decoder and Address Decoding 54 6.7 Mapping 58 6.8 Timing Parameters 60 6.9 READ Operation 60 6.10 WRITE Operation 61 6.11 WAIT State 63 6.12 HOLD State 64 6.13 HALT State 65 6.14 Interrupt States 65 Contents 7.
    [Show full text]
  • Computer Architectures & Hardware Programming 1
    COMPUTER ARCHITECTURES & HARDWARE PROGRAMMING 1 Dr. Varga, Imre University of Debrecen Department of IT Systems and Networks 06 February 2020 Requirements Practice (signature, only Hardware Programming 1) Visit classes (maximum absences: 3) 2 practical tests • All tests at least 50% 1 re-take chance (covers the whole semester) Lecture (exam, CA & HP1) Written exam Multiple choice + Calculation/Programming + Essay • At least 40% Computer Architectures Warning Lexical knowledge about the slides are necessary, but not enough to pass. Understanding is necessary, that is why active participating on lectures are advantages. Other literature can be also useful. Computer Architectures Computer Science Engineering computer science… …engineering Assembly Electronics programming Computer Programming Digital architectures languages 1-2 design Physics Operating Database systems systems Embedded Signals and systems systems System programming Computer Architectures Topics Number representation, datatype implementation Essential structure and work of CPUs Modern processors Concrete processor architecture Instruction-set, programming Aspects of programming closely related to the hardware Basics of digital technology from the point of view of the hardware Assembly programming Mapping high-level programming to low-level Computer Architectures The goal of the subject Giving knowledge about hardware Creating connection between … ‚programming’ and ‚electronics’ ‚abstract’ and ‚fundamental’ knowledge Deeper understanding of high-level programming
    [Show full text]
  • Space - Radiation Qualification of a Microprocessor I Implemented for the Intel 80186 I R
    I THE JOHNS HOPKINS UNIVERSITY APPLIED PHYSICS LABORATORY I LAUREL, MARVLANO I I I I I SPACE - RADIATION QUALIFICATION OF A MICROPROCESSOR I IMPLEMENTED FOR THE INTEL 80186 I R. H. Maurer, J. D. Kinnison, B. M. Romenesko, B. G. Carkhuff, and R. B. King Johns Hopkins University Applied Physics Laboratory I Laurel, Maryland 20707 I I I I I I WPC 88-356 I I I I I SPACE - RADIATION QUALIFICATION OF A MICROPROCESSOR IMPLEMENTED FOR THE INTEL 80186 I R. H. Maurer, J. D. Kinnison, B. M. Romenesko, B. G. Carkhuff, and R. B. King Johns Hopkins University Applied Physics Laboratory Laurel, Maryland 20707 I ABSTRACT I The Intel 80186 sixteen-bit microprocessor is an I example of a high performance device (8 MHz) needed to carry out advanced experimentation on Low Earth Orbit missions. However, this key complex microprocessor is not space-qualified. We will discuss the procedures I necessary to qualify a microprocessor for the natural space radiation environment. We also present the results from our single event upset tests on the I 80186. The u~set cross-section exhib~ted a threshold of 0.4 MeV-cm /mg, a knee at 7 MeV-cm /mg and an asymptotic value of 5x10-4cm2• The upset cross-section did not depend on frequency in the 4-8 I MHz range and increased by 40% when conductive heat sinking was eliminated causing a sooe temperature rise. Finally, we show how to estimate the single I event upset rate for a typical low earth orbit mission. I I I I I I I I I I I I.
    [Show full text]