DOCSLIB.ORG

Reliable Fine-Pitch Chip-To-Substrate Copper Interconnections with High-Throughput Assembly and High Power-Handling

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Reliable Fine-Pitch Chip-To-Substrate Copper Interconnections with High-Throughput Assembly and High Power-Handling RELIABLE FINE-PITCH CHIP-TO-SUBSTRATE COPPER INTERCONNECTIONS WITH HIGH-THROUGHPUT ASSEMBLY AND HIGH POWER-HANDLING A Dissertation Presented to The Academic Faculty by Ninad Makarand Shahane In Partial Fulfillment of the Requirements for the Degree Doctorate of Philosophy in the School of Material Science and Engineering Georgia Institute of Technology August 2018 COPYRIGHT © 2018 BY NINAD MAKARAND SHAHANE RELIABLE FINE-PITCH CHIP-TO-SUBSTRATE COPPER INTERCONNECTIONS WITH HIGH-THROUGHPUT ASSEMBLY AND HIGH POWER-HANDLING Approved by: Dr. Rao R. Tummala, Advisor Dr. Pulugurtha Raj Markondeya School of Electrical and Computer School of Electrical and Computer Engineering Engineering Georgia Institute of Technology Georgia Institute of Technology Dr. Antonia Antoniou, Co-Advisor Dr. Preet Singh School of Mechanical Engineering School of Material Science Engineering Georgia Institute of Technology Georgia Institute of Technology Dr. Naresh Thadhani Dr. Vanessa Smet School of Material Science Engineering School of Electrical and Computer Georgia Institute of Technology Engineering Georgia Institute of Technology Date Approved: June 18, 2018 Dedicated to my parents, Makarand and Seema And to my love, Damini ACKNOWLEDGEMENTS I would like to express my sincere gratitude to my advisor, Professor Rao R. Tummala for his vision and ambition, his close guidance towards interdisciplinary research, and for providing extraordinary opportunities of close cooperation with industry partners. I would also like to thank my co-advisor Prof. Antonia Antoniou for exceptional guidance. Her constant push towards deep scientific inquiry encouraged and inspired me towards completing this Ph.D. thesis. I also thank my committee members, Professor Naresh Thadhani, Professor Preet Singh, Dr. Vanessa Smet and Dr. P.M. Raj for their willing and valuable inputs. I would especially like to thank my mentors, Dr. Vanessa Smet and Dr. Raj Pulugurtha for their knowledgeable inputs, painstaking mentoring, and the creative flexibilities they afforded me throughout the course of my research. I would like to extend my appreciation to all my research family at the Georgia Tech 3D System Research Center, especially Kashyap, Vidya, Siddharth, and Bhupender for their support in creating a happy and comfortable environment, through the ups and downs that we have shared together. I thank our visiting engineers, Satomi Kawamoto, Yutaka Takagi, and Hiroyuki Matsuura for their technical supports; and thank the interns, Laura Wambera, and Ramon Sosa who made direct contributions to this thesis. I would like to specially thank Scott McCann for ANSYS modeling and frequent discussions, and Chandrasekharan Nair for constructive discussions on materials processing. I would like to thank my family for their unconditional love and support in helping me achieving my ambitions. Finally, I also thank my love and wife to be, Damini Gandham for being a pillar of faith and support and for encouraging me to always better myself. iv TABLE OF CONTENTS ACKNOWLEDGEMENTS iv LIST OF TABLES viii LIST OF FIGURES ix LIST OF SYMBOLS AND ABBREVIATIONS xvii SUMMARY xx CHAPTER 1. INTRODUCTION 1 1.1 Research Motivation and Strategic Need 2 1.1.1 Pitch scaling for emerging systems 2 1.1.2 Evolution of interconnection and assembly technologies 7 1.1.3 State-of-the-art in all-Cu interconnections – the ‘holy grail’ 11 1.2 Research Objectives and Technical Challenges 14 1.2.1 High-throughput assembly 15 1.2.2 Reliability of chip-to-substrate system (C2S) with CTE mismatch 17 1.3 Proposed Unique Approach 18 1.4 Research Tasks 20 1.4.1 Research Task 1: Modeling, design, and demonstration of copper interconnection system for improved reactivity and accommodation of non- coplanarities 20 1.4.2 Research Task 2: Design and demonstration of high-speed assembly of Cu interconnections 21 1.4.3 Research Task 3: Design and demonstration for reliability at interconnection and IC level 22 1.5 Thesis Organization 23 CHAPTER 2. LITERATURE REVIEW 24 2.1 High-throughput Assembly 25 2.1.1 Improving interfacial reactivity 26 2.1.2 Achieving planar contact 30 2.1.3 High-speed assembly 35 2.1.4 Nano-sintering at low-temperature 38 2.2 Reliability in chip-package architecture 46 2.2.1 Failure modes in Cu pillar flip-chip packages 46 2.2.2 Reliability challenges in stiff-interconnections 47 CHAPTER 3. CU INTERCONNECTIONS WITH METALLIC COATINGS 50 3.1 Materials Design 50 3.1.1 Design Methodology 50 3.1.2 Design before assembly 52 3.1.3 Design for assembly 58 v 3.1.4 Design after assembly 61 3.2 Thermomechanical Process Modeling 65 3.2.1 Effect of surface finish 67 3.2.2 Effect of planarization 71 3.3 Test Vehicle Design 78 3.3.1 Test Vehicle 1 (TV1) at 100µm pitch 79 3.3.2 Test Vehicle 2 (TV2) at 40µm pitch 80 3.3.3 Test Vehicle 3 (TV3) at 50µm pitch 83 3.4 Assembly Demonstration and Characterization 85 3.4.1 Material Characterization 85 3.4.2 Validation of FEM models through assembly demonstration 88 3.4.3 Hi-speed assembly with TC-NCP 92 3.5 Thermal Ageing Test 100 3.6 Chapter Summary 104 CHAPTER 4. RELIABILITY OF CU-EPAG INTERCONNECTIONS 106 4.1 Reliability Modeling 106 4.1.1 Thermomechanical reliability of Cu-EPAG interconnection system 106 4.1.2 Low-K reliability at IC level 112 4.2 Thermomechanical Reliability 115 4.3 Electromigration Test 118 4.4 Summary of reliability characterization 121 CHAPTER 5. CU PILLAR INTERCONNECTIONS WITH NANOCOPPER FOAM CAP 123 5.1 Interconnection System Design 123 5.1.1 Motivation for low-modulus Cu interconnections 123 5.1.2 Design of precursor system for nano-Cu foams 128 5.1.3 Dealloying and pre-assembly characterization 130 5.1.4 Proof-of-Concept 138 5.1.5 Sintering kinetics of nanoporous copper 141 5.2 Manufacturable Synthesis with Co-electrodeposition 163 5.2.1 Choosing precursor alloy system 164 5.2.2 Stack-plating of Cu-Zn and dealloying 165 5.2.3 Co-electrodeposition of Cu-Zn and dealloying 166 5.2.4 Fine-pitch patternability 174 5.3 Fine-pitch Assembly Demonstration 176 5.4 Chapter Summary 180 CHAPTER 6. SUMMARY AND CONCLUSIONS 181 6.1 Research Summary 181 6.1.1 Modelling, design, and demonstration of copper interconnection system for improved reactivity and accommodation of non-coplanarities 182 6.1.2 Design and demonstration of high-speed assembly of Cu interconnections 185 6.1.3 Design and demonstration of reliability at interconnection and IC levels 186 6.1.4 Suggested future work 188 6.2 Conclusions 190 vi 6.3 Technical and Scientific Contributions 192 REFERENCES 194 vii LIST OF TABLES Table 1 Research objectives beyond prior art and associated technical 15 challenges Table 2 Analytical diffusion modeling data 61 Table 3 Isotropic elastic-plastic material properties for FEM model 68 Table 4 Properties of materials within the substrate stack-up 74 Table 6 Plain strain models for estimation of fatigure life 111 Table 7 Isotropic clastic-plastic material properties for low-modulus Cu 125 Table 8 Comparison of thermal conductivity (κ) and electrical 128 resistivity (ρ) between nanofoam and bulk system (at 300K). Table 9 Prior art on synthesis of nano-Cu foams 129 Table 10 Process parameters for Cu nanofoam-to-bulk Cu bonding 139 Table 10 Measured average ligament width (t) and junction dimensions 155 (j) for Electrolyte and F300 samples across as-prepared and 60 min coarsened conditions viii LIST OF FIGURES Figure 1.1 Gap between transistor and system scaling (Courtesy Dr. S. Iyer, IBM) 4 Figure 1.2 Comparison of advanced packaging technologies: I/O density v/s 5 routing density Figure 1.3 (Top) TSMC’s InFO package for processors and (bottom) TSMS 7 processor-memory stacking Figure 1.4 ITRS roadmap predictions (arbitrary units) vs I/O pitch for high- 8 performance interconnections Figure 1.5 Evolution of off-chip interconnection technologies for pitch and 10 performance scaling Figure 1.6 Comparison of the most advanced industry-wide compatible 13 technologies between the C2S and WLP applications Figure 1.7 Unique approaches beyond the current prior art for Cu interconnections 20 without solders Figure 2.1 Oxidation of copper at (a) ambient temperature [20] and (b) at 240oC 26 Figure 2.2 Bonding between two electroplated (111)-oriented Cu films at 200oC – 27 30min: (a) TEM cross-sectional image and (b) electron backscatter diffraction (EBSD) orientation image of the same Figure 2.3 (a) A schematic of SAM capped Cu surfaces with SEM images (b) prior 28 to desorption and (c) after bonding Figure 2.4 (a) Schematic and TEM cross-section of Cu-Cu bonding with 3nm Ti 29 passivation layers and (b) Cu interconnections with ENIG surface finish on glass substrates Figure 2.5 TEM image of Cu-Cu bonding by surface-activated bonding at room 30 temperature; inset figure represents HRTEM image of Cu-Cu bonded interface Figure 2.6 Schematic of non-thermocompression Cu/SiO2 hybrid bonding 32 Figure 2.7 TEM image of the Cu–Cu bonded interface obtained by CMP treatment 33 Figure 2.8 SEM cross-sectional image of Cu/BCB hybrid bonded structure 34 ix Figure 2.9 Cu-Cu insertion bonding: a) Schematic and b) X-section after 3D- 35 stacking with TSVs Figure 2.10 Gang bonding of (a) Cu pillar interconnections at 30um pitch [51] and 37 (b) Cu-Cu interconnections at 6um pitch for CoW 2.5D integration Figure 2.11 Illustration of the sintering mechanisms in a three particles array. The 40 numbers represent the different mechanisms and sources of material. (1) from surface by surface diffusion; (2) from surface by bulk diffusion; (3) from surface by evaporation/condensation; (4) from grain boundary by boundary diffusion; (5) from grain boundary by bulk diffusion; (6) from bulk by bulk-diffusion (through dislocations) Figure 2.12 SEM cross-section of all-Cu interconnection formed by capillary 41 bridging under TC bonding at 76MPa – 160oC with a high- magnification image of the bonded interface Figure 2.13 Nano-Cu paste systems from a) Hitachi Ltd.
Load more

Recommended publications
  • Localized Parylene-C Bonding with Reactive Multilayer Foils
    Home Search Collections Journals About Contact us My IOPscience Localized Parylene-C bonding with reactive multilayer foils This content has been downloaded from IOPscience. Please scroll down to see the full text. 2009 J. Phys. D: Appl. Phys. 42 185411 (http://iopscience.iop.org/0022-3727/42/18/185411) View the table of contents for this issue, or go to the journal homepage for more Download details: IP Address: 149.169.115.242 This content was downloaded on 09/02/2015 at 04:04 Please note that terms and conditions apply. IOP PUBLISHING JOURNAL OF PHYSICS D: APPLIED PHYSICS J. Phys. D: Appl. Phys. 42 (2009) 185411 (6pp) doi:10.1088/0022-3727/42/18/185411 Localized Parylene-C bonding with reactive multilayer foils Xiaotun Qiu1, Jie Zhu1, Jon Oiler2, Cunjiang Yu3, Ziyu Wang2 and Hongyu Yu1,2 1 Department of Electrical Engineering, Arizona State University, Tempe, AZ, 85287, USA 2 School of Earth and Space Exploration, Arizona State University, Tempe, AZ, 85287, USA 3 Department of Mechanical and Aerospace Engineering, Arizona State University, Tempe, AZ, 85287, USA Received 1 June 2009, in final form 12 July 2009 Published 4 September 2009 Online at stacks.iop.org/JPhysD/42/185411 Abstract This paper describes a novel bonding technique using reactive multilayer Ni/Al foils as local heat sources to bond Parylene-C layers to another Parylene-C coating on a silicon wafer. Exothermic reactions in Ni/Al reactive multilayer foils were investigated by x-ray diffraction (XRD) and differential scanning calorimetry. XRD measurements showed that the dominant product after exothermic reaction was ordered B2 AlNi compound.
    [Show full text]
  • Dissertation Matthias Klein
    Beschreibung der Modellbildung des Thermokompressions-Bondvorganges an galvanisch abgeschiedenen Strukturen vorgelegt von Diplom-Physiker Matthias Klein aus Lübeck von der Fakultät IV – Elektrotechnik und Informatik der Technischen Universität Berlin zur Erlangung des akademischen Grades Doktor der Ingenieurwissenschaften - Dr.-Ing.- genehmigte Dissertation Promotionsausschuss: Vorsitzender: Prof. Dr.-Ing. H. Klar Berichter: Prof. Dr.-Ing. Dr.-Ing. E.h. H. Reichl Berichter: Prof. Dr.-Ing. M. Nowottnick Tag der wissenschaftlichen Aussprache: 19.11.2010 Berlin 2010 D 83 ii Zusammenfassung Das Thermokompressions-Bonden ist ein Kontaktierungsverfahren der Aufbau- und Verbindungs- technik für die Mikroelektronik. Es findet hauptsächlich beim Flip-Chip-, TAB- und Wafer-zu- Wafer-Bonden Anwendung. Obwohl das TC-Bonden vielfältig genutzt wird, ist die Wirkungs- weise der Bondparameter Druck und Temperatur und der Mechanismus der Verbindungsbildung unter Einbeziehung der Bumpgeometrie bisher nur unzureichend analysiert worden. In dieser Ar- beit wurden daher erstmals umfangreiche Untersuchungen zum TC-Bonden auf Basis galvanisch abgeschiedener Goldkontakte für die Flip-Chip-Kontaktierung durchgeführt. Die beim Bonden in der Verbindungszone auftretenden Verschiebungen der zwei Goldflächen zueinander wurden detailliert untersucht. Diese Verschiebungen konnten als notwendige Voraussetzung für eine Ver- bindungsbildung identifiziert werden, da sie zu einem Aufreißen der Kontaminationsschichten auf den Goldoberflächen führen. Erst durch diese partielle, im Randbereich der Kontakte auftretende Reinigung der Goldoberflächen kann eine Interdiffusion der dann reinen Metallflächen erfolgen. Eine thermo-mechanische Simulation des TC-Bondens wurde durchgeführt, um die Verschie- bungen der Goldoberflächen in der Verbindungszone zu bestimmen. Es zeigte sich, dass sich die Breite dieser Zone proportional zur Höhe des Goldkontaktes im Ausgangszustand verhält. In der Folge ist die Scherfestigkeit, die beim TC-Bonden erzielt wird, abhängig vom Aspektverhältnis des Kontaktes im Ausgangszustand.
    [Show full text]
  • Reactive Multilayer Foils and Their Applications in Joining Xiaotun Qiu Louisiana State University and Agricultural and Mechanical College, [email protected]
    Louisiana State University LSU Digital Commons LSU Master's Theses Graduate School 2007 Reactive multilayer foils and their applications in joining Xiaotun Qiu Louisiana State University and Agricultural and Mechanical College, [email protected] Follow this and additional works at: https://digitalcommons.lsu.edu/gradschool_theses Part of the Mechanical Engineering Commons Recommended Citation Qiu, Xiaotun, "Reactive multilayer foils and their applications in joining" (2007). LSU Master's Theses. 2091. https://digitalcommons.lsu.edu/gradschool_theses/2091 This Thesis is brought to you for free and open access by the Graduate School at LSU Digital Commons. It has been accepted for inclusion in LSU Master's Theses by an authorized graduate school editor of LSU Digital Commons. For more information, please contact [email protected]. REACTIVE MULTILAYER FOILS AND THEIR APPLICATIONS IN JOINING A Thesis Submitted to the Graduate Faculty of the Louisiana State University and Agricultural and Mechanical College in partial fulfillment of the requirements for the degree of Master of Science in Mechanical Engineering in The Department of Mechanical Engineering By Xiaotun Qiu B.S., Tsinghua University, Beijing, China, 2004 August, 2007 ACKNOWLEDGEMENTS I wish to thank my advisor, Dr. Jiaping Wang, for providing me a chance to work on such an innovative project, which paved the way to build my thesis. It is such a great privilege working with her and she is such an inspiration that she got the best out of me. I am also indebted to Dr. Laszlo Kecskes for helping me to conduct the DSC experiment for the cold rolled multilayer foils. I am very thankful to Dr.
    [Show full text]
  • Packaging and Integration
    Xing Sheng, EE@Tsinghua Principles of Micro- and Nanofabrication for Electronic and Photonic Devices Packaging and Integration Xing Sheng 盛 兴 Department of Electronic Engineering Tsinghua University [email protected] 1 Xing Sheng, EE@Tsinghua Packaging Si wafers IC chips Video 3 Xing Sheng, EE@Tsinghua Packaging Si wafers IC chips test, wafer thinning, dicing, bonding, ... 4 Xing Sheng, EE@Tsinghua Probe Test 5 Xing Sheng, EE@Tsinghua Wafer Thinning typically, ~100 m can be as thin as 20 m 6 Xing Sheng, EE@Tsinghua Wafer Thinning 7 Xing Sheng, EE@Tsinghua Dicing laser saw plasma ... 8 Xing Sheng, EE@Tsinghua Wire Bonding 9 Xing Sheng, EE@Tsinghua 'Flip-Chip' Die Bonding Metals alloys: Pb, Cu, Ag, Sn, ... low melting point 10 Xing Sheng, EE@Tsinghua Eutectic Bonding Au Si 11 Xing Sheng, EE@Tsinghua Infrared Imaging Si is transparent at near-infrared (> 1100 nm) 12 Xing Sheng, EE@Tsinghua Through-Silicon Via (TSV) Conductive channels through the silicon wafer 13 Xing Sheng, EE@Tsinghua Through-Silicon Via (TSV) Conductive channels through the silicon wafer 14 Xing Sheng, EE@Tsinghua Silicon Interposer A conductive interface between chips and substrates interposer Q: Why shall we use Si? 15 Xing Sheng, EE@Tsinghua Memory Chips . Increase the memory volume by 3D chip stacks 16 Xing Sheng, EE@Tsinghua 2D -> 2.5D - 3D reduced size, faster speed, higher performance, ... Video 17 Xing Sheng, EE@Tsinghua 3D IC . Logic + Memory + Sensing + ... conventional 3D IC M. M. Shulaker, et al., Nature 547, 74 (2017) 18 Xing Sheng, EE@Tsinghua Chip Packaging Q: Why is the package black? 19 Xing Sheng, EE@Tsinghua X-ray Inspection of Circuit X-ray image 20 Xing Sheng, EE@Tsinghua X-ray Inspection of Circuit M.
    [Show full text]
  • A Comparative Simulation Study of 3D Through Silicon Stack Assembly Processes
    2013 IEEE 63rd Electronic Components and Technology Conference (ECTC 2013) Las Vegas, Nevada, USA 28 – 31 May 2013 Pages 1-806 IEEE Catalog Number: CFP13ECT-POD ISBN: 978-1-4799-0233-0 1/3 TABLE OF CONTENTS 0: Modeling and Simulation Challenges in 3D Systems Chairs: Yong Liu, Fairchild Semiconductor Dan Oh, Altera A Comparative Simulation Study of 3D Through Silicon Stack Assembly Processes ............................ 1 Kamal Karimanal, Cielution LLC Thermo Mechanical Challenges for Processing and Packaging Stacked Ultrathin Wafers .................... 7 Mario Gonzalez, IMEC; Bart Vandevelde, IMEC; Antonio La Manna, IMEC; Bart Swinnen, IMEC; Eric Beyne, IMEC Signal and Power Integrity Analysis of a 256-GB/s Double-Sided IC Package with a Memory Controller and 3D Stacked DRAM ....................................................................................... 13 Wendemagegnehu Beyene, Rambus, Inc.; Hai Lan, Rambus, Inc.; Scott Best, Rambus, Inc.; David Secker, Rambus, Inc.; Don Mullen, Rambus, Inc.; Ming Li, Rambus, Inc.; Tom Giovannini, Rambus, Inc. Optimization of 3D Stack for Electrical and Thermal Integrity ................................................................... 22 Rishik Bazaz, Georgia Institute of Technology; Jianyong Xie, Georgia Institute of Technology; Madhavan Swaminathan, Georgia Institute of Technology 1: 3D Assembly and Reliability Chairs: John Knickerbocker, IBM Corporation Sam Karikalan, Broadcom Corporation Reliability Studies on Micro-Bumps for 3-D TSV Integration ....................................................................
    [Show full text]
  • Efficient Joining Using Reactive Multilayer Systems
    ECEMP – European Centre for Emerging Materials and Processes Dresden EFFICIENT JOINING USING REACTIVE MULTILAYER SYSTEMS Autoren Dietrich, G.1*, Pflug, E.2, Rühl, M.2, Braun, S.1, Leson, A.1, Beyer, E.2 1 Fraunhofer Institute Material and Beam Technologies (IWS), Dresden, Germany 2 Technical University of Dresden, Dresden, Germany * Contact: Dipl.-Ing. G. Dietrich, Scientist Fraunhofer Institute Material and Beam Technologies (IWS), Winterbergstrasse 28, 01277 Dresden, Germany E-mail: [email protected] ECEMP-Sprecher:II Prof. Dr.-Ing. habil. Prof. E. h. Dr. h. c. Werner A. Hufenbach Technische Universität Dresden, Marschnerstraße 39, 01307 Dresden Tel.: 0351 463 38446 Fax: 0351 463 38449 C1 E-Mail: [email protected] INHALTSVERZEICHNIS 1 ABSTRACT .................................................................................................................... 3 2 PRINCIPLE OF REACTIVE MULTILAYER SYSTEMS (RMS) ......................................... 4 Seite 2 1 Abstract 1 ABSTRACT Established joining techniques like welding, soldering or brazing typically are characterized by a large amount of heat input into the components. Especially in the case of heat sensitive structures like MEMS this often results in stress induced deformation and degradation or even in damaging the parts. Therefore, there is an urgent need for a more reliable and reproducible method for joining, which is characterized by a well defined and small heat input for only a short time period. So-called reactive nanometer multilayers offer a promising approach to meet these needs. Reactive nanometer multilayers consist of several hundreds or thousands of alternating nanoscale layers, which can exothermicly react with each other. Placing a reactive nanometer multilayer coated with a solder or brazing layer between two surfaces, it can be used as a controllable local heat source for joining.
    [Show full text]
  • System Packaging 1 2 3 4 5
    FRAUNHOFER INSTITUTE FOR ELECTRONIC NANO SYSTEMS ENAS SYSTEM PACKAGING 1 2 3 4 5 The actual developments of micro and nano technologies are Versatile packaging technologies are focused by the depart- MEMS Packaging and 3D Integration The following key aspects outline the department’s work in the fascinating. Undoubted they are playing a key role in today’s ment System Packaging and its applied research. In addition The importance of MEMS packaging can be deduced from field of MEMS packaging: product development and technical progress. With a large to packaging of MEMS and NEMS at different levels of the its share of production costs of a micro system. Herein, ma- variety of different devices, different technologies and materials packaging hierarchy, also micro and nano patterning of surface nufacturing costs range from 20 to 95 percent, whereas this Wafer level packaging and MEMS packaging they enable the integration of mechanical, electrical, optical, areas in micro systems technology is a further main topic. wide margin results from specific application requirements. The 3D integration with feedthroughs (Through Silicon chemical, biological, and other functions into one system on MEMS package has to allow access for the desired media to be Via – TSV) minimum space. Besides different wafer bonding techniques, such as silicon di- measured, like liquids, gases or light, but at the same it has to Wafer, chip, and wire bonding rect bonding, anodic, eutectic, adhesive, and glass frit bonding, protect the sensing part from undesired external influences, and Nano imprint lithography and hot embossing The Fraunhofer Institute for Electronic Nano Systems ENAS in technologies such as laser assisted bonding, reactive bonding thus to guarantee long-term functionality.
    [Show full text]
  • V64N5 Title Copyright.Indd
    Semiconductor Wafer Bonding 13: Science, Technology, and Applications Editors: H. Moriceau R. Knechtel CEA-LETI X-FAB MEMS Foundry GmbH Grenoble, France Erfurt, Germany H. Baumgart T. Suga Old Dominion University University of Tokyo Norfolk, Virginia, USA Tokyo, Japan M. S. Goorsky C. S. Tan University of California, Los Angeles Nanyang Technological University Los Angeles, California, USA Singapore K. D. Hobart Naval Research Laboratory Washington, DC, USA Sponsoring Division: Electronics and Photonics Published by TM The Electrochemical Society 65 South Main Street, Building D Pennington, NJ 08534-2839, USA Vol. 64, No. 5 tel 609 737 1902 fax 609 737 2743 www.electrochem.org Copyright 2014 by The Electrochemical Society. All rights reserved. This book has been registered with Copyright Clearance Center. For further information, please contact the Copyright Clearance Center, Salem, Massachusetts. Published by: The Electrochemical Society 65 South Main Street Pennington, New Jersey 08534-2839, USA Telephone 609.737.1902 Fax 609.737.2743 e-mail: [email protected] Web: www.electrochem.org ISSN 1938-6737 (online) ISSN 1938-5862 (print) ISSN 2151-2051 (cd-rom) ISBN 978-1-62332-185-7 (Soft Cover) ISBN 978-1-60768-542-5 (PDF) Printed in the United States of America. ECS Transactions, Volume 64, Issue 5 Semiconductor Wafer Bonding 13: Science, Technology, and Applications Table of Contents Preface iii Chapter 1 Fundamentals of Wafer Bonding (Invited) Glass-Glass Direct Bonding 3 G. Kalkowski, S. Risse, U. Zeitner, F. Fuchs, R. Eberhardt, A. Tünnermann Fracture Dynamics during the Silicon Layer Transfer of the Smart Cut™ Process 13 D. Massy, F. Mazen, J.
    [Show full text]
  • 1979 International Microelectronics Symposium
    Electrocomponent Science and Technology, 1980, Vol. 6, pp. 97-118 (C) 1980 Gordon and Breach Science Publishers, Inc. 0305 3091/80/0602-0097 $04.50/0 Printed in Great Britain 1979 INTERNATIONAL MICROELECTRONICS SYMPOSIUM 1979 INTERNATIONAL MICROELECTRONICS SYMPOSIUM 13-15 November The following Abstracts are taken from the Proceedings of the 1979 International Microelectronics Symposium held in Los Angeles, California. These Abstracts are published with the kind permission of the International Society for Hybrid Microelectronics, U.S.A., under whose auspices the Symposium was organised. Copies of the full Proceedings may be obtained from: I.S.H.M. Headquarters PO Box 3255 MONTGOMERY Alabama 36109 U.S.A. Prices: I.S.H.M. Members $25.00 per copy Non-members $3O.OO Bulk orders (over 10 copies) I.S.H.M. member organisations $15.00 per copy Non-member organisations $20.00 per copy All prices quoted include handling and postage by surface carrier to all addresses. List of Papers SESSION 1A SESSION 2A HYBRID MICROCIRCUIT TESTING/ANALYSIS THICK.FILM PROCESSING A Universal Probing Technique for Continuity and A New Approach to Thick-Film Resistors by David F. Isolation Testing of Thick-Film Multilayer Circuits Zarnow, Naval Avionics Center, Indianapolis, IN by Robert L. Schelhorn, RCA, Moorestown, NJ Microstructural Studies of Thick-Film Resistors An Experimentally Verified Heat Transfer Model Using Transmission Electron Microscopy by Terry V. for Integrated Circuit Packages by Dale C. Buhanan Nordstrom and Charles R. Hills, Sandia Labs, and E. A. Wilson, Honeywell, Phoenix, AZ Albuquerque, NM Characterization of Burst Noise in Thick-Film Optical Alignment of Screen Printers for Liquid Resistors by Andrew Norrell, Malcolm Grierson, Crystal Displays by Jeffrey Green and Richard Myers, and Dr.
    [Show full text]
  • Sponsored By: Supported By: Welcome from the Mayor of Las Vegas
    Sponsored by: Supported by: Welcome from the Mayor of Las Vegas 2 WELCOME FROM ECTC GENERAL AND PROGRAM CHAIRS On behalf of the Program Committee and Executive Committee, it is my pleasure to welcome you to the 63rd Electronic Components and Technology Conference (ECTC) at The Cosmopolitan of Las Vegas, Nevada, USA. This premier international conference is sponsored by the IEEE Components, Packaging and Manufacturing Technology Society (CPMT). The ECTC Program Committee represents a wide range of disciplines and expertise from the electronics industry around the world. We have selected more than 300 high-quality papers to be presented at the conference in 36 oral sessions, four interactive presentation sessions, and one student posters session. The 36 oral sessions cover papers on 3D/TSV, embedded devices, LEDs, Co-Design, RF packaging, and electrical and mechanical modeling, in addition to topics such as advanced packaging technologies, all types and levels of interconnections, materials, assembly manufacturing, system packaging, optoelectronics, reliability, MEMS, and sensors. The program committee strives to address new trends as well as ongoing technological challenges. Four Interactive Presentation sessions feature technical presentations in a format that enhances and encourages interaction. One student poster session focuses on research conducted in academia presented by the emerging scientists. Authors from companies, research institutes, and universities from over 25 countries will present at the ECTC, making it a truly diverse and global conference. In addition to the technical sessions, panel and special sessions focusing on crucial topics presented by industry experts enhance the technical program. In the special session titled “The Role of Wafer Foundries in Next Generation Packaging,” held Tuesday, May 28, at 10 a.m., session chair Sam Karikalan will gather a panel of experts to present and discuss their proposed business models and strategies for embracing the next generation packaging needs of the industry.
    [Show full text]
  • Development of a Bonding Concept for MOEMS Packaging: Reactive Nanocomposites
    Development of a Bonding Concept for MOEMS Packaging: Reactive Nanocomposites Zur Erlangung des akademischen Grades eines Doktors der Ingenieurwissenschaften (Dr.-Ing.) bei der KIT-Fakultät für Maschinenbau des Karlsruher Instituts für Technologie (KIT) angenommene Dissertation von Dipl.-Ing. Matthias Peter Kremer Hauptreferent: Prof. Dr. Andreas E. Guber Korreferenten: Prof. Dr. Jan G. Korvink, Prof. Dr. Bernhard Wolf Prüfungsvorsitz: Prof. Dr.-Ing. Xu Cheng Tag der mündlichen Prüfung: 19.11.2018 KIT – Universität des Landes Baden-Württemberg und nationales Forschungszentrum in der Helmholtz-Gemeinschaft www.kit.edu This document is licensed under a Creative Commons Attribution- NoDerivatives 4.0 International License (CC BY-ND 4.0): https://creativecommons.org/licenses/by-nd/4.0/deed.en Für Julia und Emilie Die Liebe ist im Grunde die Kraft und die Macht, die allein das Leben lebenswert machen kann. (Konrad Adenauer) Acknowledgements This thesis is the outcome of my work at CTR Carinthian Tech Research AG during the last three years. It was a very nice time and I felt privileged about being able to live in such a wonderful surrounding as Villach, to work with great colleagues and pursuing my academic degree by a very renowned university in Germany. I want to thank a lot of people: First of all, I have to thank Prof. Dr.-Ing. Andreas E. Guber (Karlsruhe Institute of Technology – Institute of Microstructure Technology) for supervision and support- ing this work even from a distance, for helpful discussions and personal advice. I would like to thank Prof. Dr. Jan G. Korvink (Karlsruhe Institute of Technology – Institute of Microstructure Technology) and Prof.
    [Show full text]
  • United States Patent (10) Patent N0.: US 7,335,572 B2 Tong Et A]
    US007335572B2 (12) United States Patent (10) Patent N0.: US 7,335,572 B2 Tong et a]. (45) Date of Patent: Feb. 26, 2008 (54) METHOD FOR LOW TEMPERATURE 3,534,467 A 10/1970 Sachs et a1. BONDING AND BONDED STRUCTURE 3,579,391 A 5/1971 Buie 3,587,166 A 6/1971 Alexander et a1. (75) Inventors: Qin-Yi Tong, Durham, NC (US); Gains (Continued) Gillman Fountain, Jr., Youngsville, NC (U S); Paul M. Enquist, Cary, NC FOREIGN PATENT DOCUMENTS (Us) EP 0 905 767 A1 3/1999 (73) Assignee: Ziptagnix, Inc., Research Triangle Park, (Continued) NC S OTHER PUBLICATIONS ( ) Nonce' SubJeCt.tO any dlsclalmer’. the term of thls SchulZe et al., “Investigation of Bonded Silicon-Silicon-Interfaces Patent 15 extended Or adlusted under 35 Using Scanning Acoustic Microscopy”, Proceedings of the Second U~S~C- 15403) by 90 days' International Symposium on Microstructures and Microfabricated (21) A 1 N 10/762 318 Systems, Proceedings vol. 95-27, pp. 309-318, no date. pp . 0.: ’ (Continued) (22) Flled: Jan' 23’ 2004 Primary Examiner4George Fourson 65 P - P bl - t - D t Assistant Examineriloannie Adelle Garcia ( ) nor u lea Ion a a (74) Attorney, Agent, or F irm4Oblon, Spivak, McClelland, US 2004/0152282 A1 Aug. 5, 2004 Maier & Neustadt, P.C. Related US. Application Data (57) ABSTRACT (63) gogmilgagggoof applgatni? N6o'9gg/ggg’2s3’ ?led on A method for bonding at loW or room temperature includes 6 ' ’ ’ now a ' O‘ ’ ’ ' steps of surface cleaning and activation by cleaning or (51) Int. Cl. etching . The method ma y also include removing b y - P rod H0 1L 21/30 (2006 01) ucts of interface polymerization to prevent a reverse poly ' _ _ _ meriZation reaction to alloW room temperature chemical (52) US‘ Cl‘ """""""""" " £35192’ bonding of materials such as silicon, silicon nitride and 58 F 1d fCl _? t_ s h ’ 438/406 SiO2.
    [Show full text]