DOCSLIB.ORG

May 1St Promoted a Very Successful Iskandarovich Structured VLSI Methodology for Rameyev Reducing Microchip Area by Great Exhibition Minimizing Interconnections

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
May 1St Promoted a Very Successful Iskandarovich Structured VLSI Methodology for Rameyev Reducing Microchip Area by Great Exhibition Minimizing Interconnections (1980), which he coauthored Bashir with Lynn Conway [Jan 10], May 1st promoted a very successful Iskandarovich structured VLSI methodology for Rameyev reducing microchip area by Great Exhibition minimizing interconnections. It Born: May 1, 1918; was the standard reference text May 1 - Oct 15, 1851 Baymak, Orenburg, Russia for a generation of IC designers. Died: May 16, 1994 The Great Exhibition at the In 1972, Mead and graduate Crystal Palace in Hyde Park, Rameyev was one of the student Bruce Hoeneisen London, was the first of three founders of Soviet computing, predicted that transistor sizes famous 19th century world’s being involved in the design of would eventually shrink to 0.15 fairs. The others were the 1876 numerous computers including microns. Despite doubts from Centennial Exposition in the STRELA and the URAL. He the industry, Mead’s prediction Philadelphia [June 25] and the was the co-author with Issac influenced the development of 1893 World’s Columbian Bruk [Nov 8] of the first USSR the necessary technologies, and Exposition in Chicago [March patent in the field of electronic when his prediction was proved 13]. computers, for an "Automatic true in 2000, the resulting Electronic Digital Machine" transistor was very similar to (1948). the one he had described nearly 30 years before. The STRELA (1954) was the first regularly manufactured A quote: “Ignorance is not a Soviet mainframe, employing position of strength.” around 6,200 vacuum tubes, Williams tube memory [Dec 11] and read-only semiconductor diode memory Desk Set Released for programs. It could execute May 1, 1957 around 2,000 operations per second. One notable use of a The romantic comedy, “Desk The Crystal Palace, Hyde Park, STRELA was to calculate Set”, was directed by Walter London (1851). Sputnik’s orbital trajectory [Oct Lang, and starred Spencer Tracy 4]. and Katharine Hepburn. It was based on a 1955 Broadway play Scientific instruments were Rameyev designed the first by William Marchant. gathered together in “Class 10” machine in the URAL series in (there were 30 classes all told), 1956, with versions produced Hepburn's character works in and included electric telegraphs, throughout the1960's. Ferrite the reference department of a microscopes, air pumps and core memory was used in the major TV network, and Tracy barometers, as well as musical, URAL-2 (1959), and the URAL- arrives to replace her library horological, and surgical 11 (1965) employed with a room-sized computer instruments. semiconductors. URALs were known as the EMMARAC widely used in socialist ("Electro Magnetic Memory and Calculating machines were countries. Research Arithmetical popular, with a gold medal Calculator", or "Emmy" for awarded to Izrael Abraham Charles Simonyi [Sept 10] took short). It's eleven feet high, Staffel for his device. The honor old URAL-2 paper tapes with fifteen wide, with a front panel was something of a surprise, him into space on his visit to the of pulsating colored lights. with most people were betting ISS [March 26], as a reminder of on Thomas de Colmar's [May 5] how he learnt to program. IBM placed real data-processing Arithmometer as the winner. machines in theater lobbies as Other soviet computing pioneers Indeed, it was the Arithmometer part of a reciprocal tie-in include Sergey Lebedev [Nov 2], that later launched the strategy. In return, the Georgi Lopato [Aug 23], and mechanical calculator industry. screenwriters enlarged the Boris Babayan [Dec 20]. Prince Albert also sent Staffel computer's role in the story. £20, in appreciation of his This was the first time that IBM invention. had used motion picture Carver Andress promotion to sell its products, due to Thomas Watson Jr. [Jan Mead 14] having just taken over as Born: 1 May 1934; CEO from his father. He also spearheaded a wider public Bakersfield, California relations campaign that saw IBM His classic textbook, products appearing on quiz “Introduction to VLSI Design” shows, the news, and variety 1 shows. For example, in March sharing system at Bolt, Beranek 1955, an IBM 701 [April 7] was DTSS Switched on and Newman [Nov 00]. pitted against broadcaster Jack May 1, 1964 However, the first time-sharing Lescoulie in solving a complex system was either the multiplication problem on the The Dartmouth Time-Sharing Compatible Time-Sharing ”Today” programme. System (DTSS), was the first System (CTSS [May 3]) at MIT, large-scale time-sharing OS to which began operating in Nov. Parts of EMMARAC, particularly allow multiple users to share a 1961, or perhaps PLATO II [Aug its massive display, were seen computer’s time simultaneously. 22], created by Donald Bitzer in again in other 20th Century Fox At 4:00 a.m., the system was early 1961. sci-fi productions, including officially switched on, and began “The Fly” (1958) and “Voyage to running BASIC [next entry]. the Bottom of the Sea” (1961). The system's implementation by Technical blunders in the movie Dartmouth BASIC a Dartmouth College student include users reading printouts team had begun in 1963, under May 1, 1964 upside down, and tape drive the direction of John Kemeny reels running in the wrong The first version of BASIC [May 31] and Thomas Kurtz direction. At one point (Beginner’s All-purpose [Feb 22]. On key design was Shakespeare's "Hamlet" is Symbolic Instruction Code) was immediate feedback; Kemeny encoded on just 20 punch cards. introduced at Dartmouth College and Kurtz observed that “any as part of its DTSS timesharing response time which averages system [previous entry]. more than 10 seconds destroys Intergalactic the illusion of having one’s own BASIC was designed by John computer”. Kemeny [May 31] and Thomas Kurtz [Feb 22] to mimic the Computer At its height, the DTSS was DTSS’ interactive command line accessed by 2,600 Dartmouth Network interface. Any line of code typed users, 5,550 people from ten in by a user that began with a other universities, and 23 high May 1, 1962 line number was added to their schools. By the early 1970's, the program; anything else was The Intergalactic Computer campus had more than 150 assumed to be a DTSS command Network (aka The Galactic terminals in 25 buildings, and and immediately executed. Network) was proposed by J.C.R. the system remained in Licklider [March 11] in a series operation until the end of 1999. At 4 a.m., in the basement of of memos. It bears a striking College Hall, Kemeny and a resemblance to today’s student programmer, John Internet, which is hardly McGeachie, simultaneously surprising since the Internet’s typed RUN on neighboring development was heavily terminals. influenced by these memos. It’s not completely clear They describe how the spread what the first program of programs and information might have been; it was among computers connected either: in a network would create a system more powerful than 10 PRINT 2 + 2 could be built by any one A view of Dartmouth College. organization. or an implementation of the Sieve of Eratosthenes for finding Licklider and Welden (“Wes”) E. DTSS was first implemented primes numbers [Feb 23]. This Clark (not to be confused with using a General Electric (GE) seems unlikely since it would Wesley A. Clark [April 10]) 235 [May 00] connected to a require at least ten lines of elaborated on these ideas in smaller GE DATANET-30 (DN- BASIC their paper, “On-Line Man 30). The DN-30 accepted Computer Communication”, commands from teletype The language was created presented at AIEE-IRE ’62 terminals [April 00] located mainly to give liberal arts between May 1-3, 1962. around the campus, and ran students a taste of computing. It programs on the GE-235. was made available to all DTSS On [Oct 1], 1962, Licklider users in June 1964. became the first director of In 1965, GE started packaging DARPA's IPTO. Part of his the DN-30 and GE-235 systems Before BASIC, Kemeny and Kurtz mandate was to find a way to together as the GE-265 (i.e. 30 + had experimented with a few realize (and fund) his 235), and it quickly became the other teaching languages. For networking vision. first commercially successful example, Kurtz and two students time-sharing system designed a language called Scalp (Self Contained ALGOL The DTSS was inspired by a Processor). In 1962 Kemeny and smaller PDP-1-based time- 2 an undergraduate, Sidney competitor to Intel. Perhaps one Initially the disk was Marshall, cooked up DOPE, the result was that Intel stopped unprotected, directly exposed to Dartmouth Oversimplified licensing its designs to AMD the air. Dust and dirt were a Programming Experiment. after the Intel 80386 [Oct 17] problem, so IBM redesigned the was released in 1985. disk with a plastic envelope Kurtz and Kemeny began a lined with fabric. freshman programming course AMD responded by producing its in the fall of 1964, which own Am386 chip [Oct 12], The diskette was announced on eventually standardized on essentially a reverse-engineered this day, and a patent (US giving each student 45 minutes version of Intel’s design. It also 3,668,658) was issued on June 6, of teletype time per week. They created a line of 32-bit RISC 1972 with Ralph Flores and also cut back on the lectures: processors known as the Herbert E. Thompson named as “We have found that two one- Am29000 series, and diversified the inventors. The floppy disk hour lectures are entirely into graphics, audio devices, and drive patent (US 3,678,481) was adequate to introduce the novice EPROM memory. It had issued on July 18, 1972, assigned to BASIC. By the end of the enormous success with its K6 to Warren L.
Load more

Recommended publications
  • 2129710142200313CSE312 Amir Adel Salah.Pdf
    استمارة جقييم الزسائل البحثيت ملقزر دراس ي اوﻻ : بياهاث جمل بمعزفت الطالب اسم الطالبـــــــــــ :أم ري عادل صﻻح عبد العظيم كلية : الهندســــه القسم: الحاسبات و النظم الفرقة/المستوى : الثالثة الشعبة : اسم المقرر :بنية الحاسب كود المقرر : CSE312 استاذ المقرر : د.طارق مراد جمعة ر ال رييد اﻻلكيون [email protected] : للطالب عنوان الرسالة البحثية : Modern Computers Memory ثاهيا: بياهاث جمل بمعزفت لجىت املمتحىيين هل الزسالت البحثيت املقدمت متشابت جشئيا او كليا ☐ وعم ☐ ﻻ فى حالت الاجابت بىعم ﻻ يتم جقييم املشزوع البحثى ويعتبر غير مجاس جقييم املشزوع البحثى م عىاصز التقييم الوسن التقييم اليسبى 1 الشكل العام للزسالت البحثيت 2 جحقق املتطلباث العلميت املطلوبت 3 يذكز املزاجع واملصادر العلميت 4 الصياغت اللغويت واسلوب الكتابت جيد هتيجت التقييم النهائى 100/ ☐ هاجح ☐ راسب جوقيع لجىت التقييم 1. .2 .3 .4 .5 جزفق هذه الاستمارة كغﻻف للمشزوع البحثى بعد استكمال البياهاث بمعزفت الطالب وعلى ان ﻻ جشيد عً صفحت واحدة Computers Memory Introduction At the beginning of the age of technology , A new term name called Memory has appeared .The memory is the most important thing in Computer . it is the main item which is responsible for data storage. The memories were designed by different ways and through multiple stages. At the beginning of memory manufacturing, the memory was produced by vacuum tubes from 1946 to 1959 .Vacuum tubes were basic components which was used to make the first generation of memories . Also the vacuum tubes used to make circuitry of CPU (Central Processing unit).In this generation ,the basic programming language was machine code which used in computers used vacuum tubes in the memory.
    [Show full text]
  • Random Access Memory (Ram)
    www.studymafia.org A Seminar report On RANDOM ACCESS MEMORY (RAM) Submitted in partial fulfillment of the requirement for the award of degree of Bachelor of Technology in Computer Science SUBMITTED TO: SUBMITTED BY: www.studymafia.org www.studymafia.org www.studymafia.org Acknowledgement I would like to thank respected Mr…….. and Mr. ……..for giving me such a wonderful opportunity to expand my knowledge for my own branch and giving me guidelines to present a seminar report. It helped me a lot to realize of what we study for. Secondly, I would like to thank my parents who patiently helped me as i went through my work and helped to modify and eliminate some of the irrelevant or un-necessary stuffs. Thirdly, I would like to thank my friends who helped me to make my work more organized and well-stacked till the end. Next, I would thank Microsoft for developing such a wonderful tool like MS Word. It helped my work a lot to remain error-free. Last but clearly not the least, I would thank The Almighty for giving me strength to complete my report on time. www.studymafia.org Preface I have made this report file on the topic RANDOM ACCESS MEMORY (RAM); I have tried my best to elucidate all the relevant detail to the topic to be included in the report. While in the beginning I have tried to give a general view about this topic. My efforts and wholehearted co-corporation of each and everyone has ended on a successful note. I express my sincere gratitude to …………..who assisting me throughout the preparation of this topic.
    [Show full text]
  • CS 152 Computer Architecture and Engineering Lecture 6
    CS 152 Computer Architecture and Engineering Lecture 6 - Memory Dr. George Michelogiannakis EECS, University of California at Berkeley CRD, Lawrence Berkeley National Laboratory http://inst.eecs.berkeley.edu/~cs152 2/8/2016 CS152, Spring 2016 CS152 Administritivia . PS 1 due on Wednesday’s class . Lab 1 also due at the same time . Hand paper reports or email . PS 2 will be released on Wendesday . Lab 2 Wednesday or Thursday . Quiz next week Wednesday (17th) . Discussion section on Thursday to cover lab 2 and PS 1 2/8/2016 CS152, Spring 2016 2 Question of the Day . Can a cache worsen performance, latency, bandwidth compared to a system with DRAM and no caches? 2/8/2016 CS152, Spring 2016 3 Last time in Lecture 5 . Control hazards (branches, interrupts) are most difficult to handle as they change which instruction should be executed next . Branch delay slots make control hazard visible to software, but not portable to more advanced µarchs . Speculation commonly used to reduce effect of control hazards (predict sequential fetch, predict no exceptions, branch prediction) . Precise exceptions: stop cleanly on one instruction, all previous instructions completed, no following instructions have changed architectural state . To implement precise exceptions in pipeline, shift faulting instructions down pipeline to “commit” point, where exceptions are handled in program order 2/8/2016 CS152, Spring 2016 4 Early Read-Only Memory Technologies Punched cards, From early 1700s through Jaquard Loom, Punched paper tape, Babbage, and then IBM instruction
    [Show full text]
  • CS 152 Computer Architecture and Engineering CS252 Graduate Computer Architecture Lecture 5 – Memory
    CS 152 Computer Architecture and Engineering CS252 Graduate Computer Architecture Lecture 5 – Memory Krste Asanovic Electrical Engineering and Computer Sciences University of California at Berkeley http://www.eecs.berkeley.edu/~krste http://inst.eecs.berkeley.edu/~cs152 Last me in Lecture 4 § Handling excep>ons in pipelined machines by passing excep>ons down pipeline un>l instruc>ons cross commit point in order § Can use values before commit through bypass network § Pipeline hazards can be avoided through soDware techniques: scheduling, loop unrolling § Decoupled architectures use queues between “access” and “execute” pipelines to tolerate long memory latency § Regularizing all func>onal units to have same latency simplifies more complex pipeline design by avoiding structural hazards, can be expanded to in-order superscalar designs 2 Early Read-Only Memory Technologies Punched cards, From early 1700s through Jaquard Loom, Punched paper tape, Babbage, and then IBM instruc>on stream in Harvard Mk 1 Diode Matrix, EDSAC-2 µcode store IBM Balanced Capacitor ROS IBM Card Capacitor ROS 3 Early Read/Write Main Memory Technologies Babbage, 1800s: Digits stored on mechanical wheels Williams Tube, Manchester Mark 1, 1947 Mercury Delay Line, Univac 1, 1951 Also, regenerave capacitor memory on Atanasoff-Berry computer, and rotang magne>c drum memory on IBM 650 4 MIT Whirlwind Core Memory 5 Core Memory § Core memory was first large scale reliable main memory – invented by Forrester in late 40s/early 50s at MIT for Whirlwind project § Bits stored as magne>zaon
    [Show full text]
  • Computer Conservation Society
    Issue Number 76 Winter 2016/7 Computer Conservation Society Aims and objectives The Computer Conservation Society (CCS) is a co-operative venture between BCS, The Chartered Institute for IT; the Science Museum of London; and the Museum of Science and Industry (MSI) in Manchester. The CCS was constituted in September 1989 as a Specialist Group of the British Computer Society. It is thus covered by the Royal Charter and charitable status of BCS. The aims of the CCS are: To promote the conservation of historic computers and to identify existing computers which may need to be archived in the future, To develop awareness of the importance of historic computers, To develop expertise in the conservation and restoration of historic computers, To represent the interests of Computer Conservation Society members with other bodies, To promote the study of historic computers, their use and the history of the computer industry, To publish information of relevance to these objectives for the information of Computer Conservation Society members and the wider public. Membership is open to anyone interested in computer conservation and the history of computing. The CCS is funded and supported by voluntary subscriptions from members, a grant from BCS, fees from corporate membership, donations and by the free use of the facilities of our founding museums. Some charges may be made for publications and attendance at seminars and conferences. There are a number of active projects on specific computer restorations and early computer technologies and software. Younger people are especially encouraged to take part in order to achieve skills transfer. The CCS also enjoys a close relationship with the National Museum of Computing.
    [Show full text]
  • Computer Oral History Collection, 1969-1973, 1977
    Computer Oral History Collection, 1969-1973, 1977 Interviewee: Robert Everett Interviewer: Henry S. Tropp Date: August 3, 1972 Repository: Archives Center, National Museum of American History EVERETT: We really got started getting into the control analyzer in '44, and at that time we were talking about an analog. There was a tendency, so I recall, for MIT to sort of be identified with analog computers, as opposed to Aiken's work at Harvard. I remember when the first announcements came out about Aiken's work, I talked to some people in the computing business at MIT, and they all said: "Oh, well that's just a big adding machine. The differential analyzer, that's the way to go." So, when we started working on it, we started working on an analog computer, and it presented very serious problems. And as I recall, it was in 1945 when we'd built amplifiers and servomechanisms and multipliers, and done a lot of planning work and so on, and had run into very serious difficulties in making a machine which would solve that elaborate set of equations. Jay would be a far better man to talk to about this, but he'd heard about the digital business, so he started. He got the thing converted from an analog machine to a digital machine in 1945. TROPP: So, it was kind of Jay's impetus and pressure that— EVERETT: Well, he--I guess I've forgotten now who it was that talked to him. But anyway, he got invited to a very select meeting about digital computers at MIT, and came convinced that the way to go was the digital computer, which was a very sound improvement on his part.
    [Show full text]
  • Dynamic Rams from Asynchrounos to DDR4
    Dynamic RAMs From Asynchrounos to DDR4 PDF generated using the open source mwlib toolkit. See http://code.pediapress.com/ for more information. PDF generated at: Sun, 10 Feb 2013 17:59:42 UTC Contents Articles Dynamic random-access memory 1 Synchronous dynamic random-access memory 14 DDR SDRAM 27 DDR2 SDRAM 33 DDR3 SDRAM 37 DDR4 SDRAM 43 References Article Sources and Contributors 48 Image Sources, Licenses and Contributors 49 Article Licenses License 50 Dynamic random-access memory 1 Dynamic random-access memory Dynamic random-access memory (DRAM) is a type of random-access memory that stores each bit of data in a separate capacitor within an integrated circuit. The capacitor can be either charged or discharged; these two states are taken to represent the two values of a bit, conventionally called 0 and 1. Since capacitors leak charge, the information eventually fades unless the capacitor charge is refreshed periodically. Because of this refresh requirement, it is a dynamic memory as opposed to SRAM and other static memory. The main memory (the "RAM") in personal computers is dynamic RAM (DRAM). It is the RAM in laptop and workstation computers as well as some of the RAM of video game consoles. The advantage of DRAM is its structural simplicity: only one transistor and a capacitor are required per bit, compared to four or six transistors in SRAM. This allows DRAM to reach very high densities. Unlike flash memory, DRAM is volatile memory (cf. non-volatile memory), since it loses its data quickly when power is removed. The transistors and capacitors used are extremely small; billions can fit on a single memory chip.
    [Show full text]
  • Random Access Memory (RAM)
    P-2 Digital Design & Applications Semiconductor Memory (Unit-V) By: A K Verma SOS in Electronics & Photonics Pt. Ravishankar Shukla University, Raipur (C.G.) 1 What is Memory? • In computing, memory refers to the physical devices used to store programs (sequences of instructions) or data (e.g. program state information) on a temporary or permanent basis for use in a computer or other digital electronic device. The term primary memory is used for the information in physical systems which function at high-speed (i.e. RAM), as a distinction from secondary memory, which are physical devices for program and data storage which are slow to access but offer higher memory capacity. If needed, primary memory can be stored in secondary memory, through a memory management technique called "virtual memory“.[1] 2 History • In the early 1940s, memory technology mostly permitted a capacity of a few bytes. The first electronic programmable digital computer, the ENIAC, using thousands of octal-base radio vacuum tubes, could perform simple calculations involving 20 numbers of ten decimal digits which were held in the vacuum tube accumulators. • The next significant advance in computer memory came with acoustic delay line memory, developed by J. Presper Eckert in the early 1940s. Through the construction of a glass tube filled with mercury and plugged at each end with a quartz crystal, delay lines could store bits of information within the quartz and transfer it through sound waves propagating through mercury. Delay line memory would be limited to a capacity of up to a few hundred thousand bits to remain efficient.
    [Show full text]
  • Cache Memory  Cache Performance  Summary
    EITF20: Computer Architecture Part4.1.1: Cache - 1 Liang Liu [email protected] 1 Lund University / EITF20/ Liang Liu 2016 Outline Reiteration Memory hierarchy Cache memory Cache performance Summary 2 Lund University / EITF20/ Liang Liu 2016 Dynamic scheduling, speculation summary Tomasulo, CDB, ROB Register renaming Out-of-order execution, completion Tolerates unpredictable delays Compile for one pipeline - run effectively on another Allows speculation • multiple branches • in-order commit • precise exceptions • time, energy; recovery Significant increase in HW complexity 3 Lund University / EITF20/ Liang Liu 2016 CPU performance equation 4 Lund University / EITF20/ Liang Liu 2016 Summary pipeline - implementation 5 Lund University / EITF20/ Liang Liu 2016 Intel core-2 chip 7 Lund University / EITF20/ Liang Liu 2016 Intel core-2 chip 8 Lund University / EITF20/ Liang Liu 2016 News 9 Lund University / EITF20/ Liang Liu 2016 Fairchild 10 Lund University / EITF20/ Liang Liu 2016 Fairchild: History “Traitorous 8”: Gordon Moore, C. Sheldon Roberts, Eugene Kleiner, Robert Noyce, Victor Grinich, Julius Blank, Jean Hoerni, Jay Last 1956 Shockley Semiconductor 1957 Fairchild Semiconductor, silicon valley 1959 Kilby, TI and Noyce 1969 Jerry Sanders and First IC 7 other Fairchild colleagues 1968 Noyce, Moore, Rock 11 Lund University / EITF20/ Liang Liu 2016 Fairchild: History The 92 public companies that can be traced back to Fairchild are now worth about $2.1 trillion, which is more than the annual GDP of Canada, India, or Spain.
    [Show full text]
  • Comparative Study of Technology in Semiconductor Memories-A Review
    International Journal of Computer Applications (0975 – 8887) National Conference on Latest Initiatives& Innovations in Communication and Electronics (IICE 2016) Comparative Study of Technology in Semiconductor Memories-A Review Aman Kumar Bobbinpreet Kaur Student Assistant Professor Electronics and communication department Electronics and communication department Chandigarh University Chandigarh University Gharuan, India Gharuan, India ABSTRACT scattering and leakage current are the essential issues of quick In this paper we will present a review on the development of SRAM cells since this undesirable power leakage diminishes the semiconductor Memories through the most recent decade. battery life of adaptable devices. So it is required to have a Starting demands of low power devices is extending therefore; SRAM cell arrangement, having both low static and component this is the reason for scaling of CMOS advancement. In view of power leakage. Supply voltage is scaled to keep up the power the scaling, size of the chip diminishments and number of utilize within most distant point. Nevertheless, scaling of supply transistor in structure on chip increases. Generally the amount of voltage is confined by the prevalent need. Accordingly, the transistors utilized as a piece of chip to store data so, in future scaling of supply voltage just may not be satisfactory to keep up the need of low power memories is growing. The extended the power thickness within purpose of repression, which is enthusiasm for mobile phones has incited amazing examination required for power fragile applications. Circuit methodologies attempts in the setup and progression of low power circuits. and structure level strategies are moreover required close by Memories are the critical section in present day for automated supply voltage scaling to fulfill low power plot.
    [Show full text]
  • Volatile Memory (Temporary)
    2234-18 Meeting of Modern Science and School Physics: College for School Teachers of Physics in ICTP 27 April - 3 May, 2011 Information storage Igor Lukyanchuk University of Picardie Amiens France Igor Lukyanchuk Information Storage 40-70s: Mechanical… For computers 50-90s electronic 2000… Materials… Tendencies in technology “Macro” “Micro” “Nano*” 1m-1cm-1mm m mm nm m Mecanical Electronic Functional devices devices materials bc… 50s 40s-2000 90s-… Technology: structural material and molecular level *See also: Wednesday, April, 27 10.00-11.00 Yuri GALPERIN Introduction to nano-physics Objective: what « smart » properties of material can be used for memory storrage? What ! Physical Principle is beoyond? See also: Thursday, April, 28 8.30-9.30 Giuseppe BALESTRINO Tailoring of new materials History: First computers: The German Z3 (1941) was the first general- purpose digital electromechanical, computer, It used relays for all functions. Destroyed in a bombing raid on Berlin in December 1943. Power Consumption: Around 4000 watts Average calculation Speed: Addition 0.8 seconds Multiplication 3 seconds Relays memory Elements: Around 2,000 relays (1,400 for the memory) Frequency: 5.3 Hertz Data memory: 64 words with a length of 22 bits The ten British Colossus computers (used for cryptanalysis starting in 1943) were designed by Tommy Flowers. The Colossus computers were digital, electronic, and were programmed by plugboard and switches, but they were dedicated to code breaking and not general purpose.[24] ENIAC Electronic Numerical Integrator And Computer) was the first general-purpose digital programming electronic computer. ENIAC was designed to calculate artillery firing tables for the United States Army's Ballistic Research Laboratory.
    [Show full text]
  • A History and Future of Memory Innovation Dean A
    A History and Future of Memory Innovation Dean A. Klein VP Advanced Memory Solutions Micron Technology, Inc. The Role of Memory “The necessity of an inner memory in electronic digital computers has been realized by all designers. The high computing speed possible with electronic devices becomes useful only when sufficient intermediary results can be memorized rapidly to allow the automatic handling of long sequences of accurate computations which would be impractically lengthy by any other slower means. An ideal inner memory organ for a digital computer should be able to register in as short a writing time as possible any selected one of as many as possible on-off signals and be able to deliver unequivocally the result of this registration after an arbitrarily long or short storing time with the smallest possible delay following the reading call.” – Jan Rajchman Early Memory Paper tape Paper Papyrus Parchment Punch card (“H-Card”) Vellum Magnetic Wire . Valdimar Poulsen’s magnetic wire patent 1899 Magnetic Tape . Austrian Fritz Pfleumer . Paper tape with iron oxide . Used for audio Univac-1 Magnetic Tape - 1951 . 128 characters per inch – 25.6K characters/in2 . 12,800 characters/sec, 7,200 usable Drum Memory . Magnetic drum memory was invented by Gustav Tauschek in 1932 in Austria Capacitive Drum Memory – The ABC . 1941 the Atanasoff-Berry Computer. Called a “regenerative capacitor memory,” the system used a pair of drums, each containing 1600 capacitors, with connections to the capacitors covering the surface of the drum and rotating at one revolution per second. Atanasoff-Berry computer. Courtesy . The system gave 3000 bits of total usable University of MN, Charles Babbage memory.
    [Show full text]