DOCSLIB.ORG

Moving to Altium Designer from Eagle

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Moving to Altium Designer from Eagle r e p Contents a p Tool-chains vs. Altium’s Platform Approach 1 e t i Transition from Eagle to Altium Designer 2 h File Export 2 W Eagle Schematic Export 3 Moving to Altium Eagle PCB Export 3 Designer from Eagle Importing the Eagle Designs into Altium 4 Importing the Eagle Libraries into Altium 10 The Altium Designer Environement 10 Getting Help 10 Component Linking through Unique IDs 18 See Also 19 Tool-chains vs. Altium’s Platform Approach Traditionally, board-level design, FPGA design, simulation (SPICE and Signal Integrity) and embedded software development have been treated as independent processes or tool-chains. Moving into the future, this point tool approach will increasingly present a barrier to efficient electronic product development. An alternative approach is a unified design platform that allows you combine PCB, FPGA and embedded software development into a single executable. This next generation solution to electronic design has shown to significantly boost productivity when compared to the tool-chain approach. This diagram illustrates the architecture of the software platform. The foundation is a unified data model adjacent to a data management layer. This combination brings significant data management capabilities to the design process. A hierarchical project combines PCB, FPGA and embedded software development into a single view shared by the entire design team. Another advantage of the platform architecture is the inclusion of IP which is fully integrated into the design process. The platform approach eliminates all the tool integration and data management headaches creating more time for product innovation. This document guides you through the process of moving from Eagle to Altium Designer. 1 Transition from Eagle to Altium Designer Even though Altium Designer does not contain a native translation wizard for CadSoft's Eagle® you can still convert complete Eagle® designs, including Eagle® schematics and PCB files using available Eagle® ULP scripts. CadSoft, Eagle ULP scripts (User Language Program) export to an earlier Protel ASCII format which can then be opened in Altium Designer. These scripts use the file extension [*.ulp]. This application note outlines the process of exporting Eagle design data and importing it into Altium Designer. It also covers some differences in the two design environments, which will help you to get a high quality conversion. The translation process will follow these steps which are described in detail in the sections following: 1) Exporting the design data from EAGLE . Schematic . PCB 2) Creating an Altium Designer PCB project . Adjust project settings . Perform manual adjustments/cleanup of schematics and PCB 3) Add translated design files to the Altium Designer PCB Project . Synchronize Design Data . Save revised files File Export Exporting Schematics and PCBs (*.Sch and *.Brd design data) from Eagle to the Protel/Altium Format is quite easy. You simply have to start Eagle, open the desired Eagle project or the individual design file and start the appropriate ULP file from either the menu or from the workspace icons as shown in Figure 1. There are two different ULP files that you need to download. The eagle2ad_sch.ulp is for converting the schematic designs and the export-protelpcb. ulp is for converting the PCB layouts. Both files can be downloaded from the CadSoft website at the following link: http://www.cadsoftusa.com/downloads/user-lan- guage-programs/?language=en Figure 1. Starting a ULP in Eagle These scripts can also be located on the AltiumLive forums by searching on ULP. Important Note: these export scripts were not developed by Altium and are not an Altium product. The scripts referred to in this document have been proven to work but note there are other similar scripts in circulation. 2 Eagle Schematic Export To export the schematic(s) Go to File>>Open , Browse to the Eagle "Schematic" to open the desired design file and then go to File>>Run, Browse to the eagle2ad_sch.ulp. The script will generate a separate schematic document for each sheet in your design . The documents will be numbered like those in the original Eagle schematic. NOTE: Altium Designer uses 10mils as the minimum grid in the schematic. Matching this grid setting in the Eagle schematic before running the translation script will yield the best results. Eagle PCB Export To export the Eagle layout Go to File>>Open, Browse to the Eagle "PCB" to open the preferred design file and then go to File>>Run, Browse to the export-protelpcb.ulp to invoke the script. NOTE: before executing the script check the default layer assignment, which is hard coded in the export-protelpcb.ulp script. This can be found in the "Layer Naming" section of the script - see below for code example. If the default layer setup is not suitable then the layer naming section has to be modified to reflect the correct layer stack up/assignment. // Layers Naming B.layers (L) layer [L.number] = L.name; layer [LAYER_TOP] = "TOP"; layer [LAYER_BOTTOM] = "BOTTOM"; layer [LAYER_PADS] = "MULTILAYER"; The layer names listed below are the names to be used in Altium Designer when mapping the layers names in the script: SIGNAL INTERNAL MECHANICAL MASK SILK SCREEN OTHER LAYER PLANES LAYERS LAYERS TOP PLANE 1 MECHANICAL1 TOPPASTE TOP OVERLAY DRILLGUIDE MID1 ... ... BOTTOMPASTE BOTTOMOVERLAY KEEPOUT ... PLANE16 MECHANICAL32 TOPSOLDER DRILLDRAWING MID30 BOTTOMSOLDER MULTILAYER BOTTOM Due to the differences in data structures, watch out for elements that make use of flat caption for track or circle ends. Altium Designer does not support this and will automatically replace them with round captions The ULP will generate a Protel ASCII design file. Altium is capable of importing this directly, but it is recommended to resave the design in the native Altium binary design format. Refer to the "Importing Eagle Designs into Altium" section of this document for step by step instructions. 3 To date the following are known issues regarding the PCB export ULP: 1) There is no Board Header Record 2) The Layer designators in the inner layers are not correctly shown. It is possible to search for these incorrectly shown Layer designators with a text editor (e.g., Notepad) and to replace/rename these discrepancies in the exported ASCII file. (e.g. Route1 –> Mid1) Mid1 is the designator recognized by Altium Designer. 3) After the PCB Import, design rules must be made and checked since the rules are not exported as part of the ASCII file . 4) In some cases plane layers may be omitted. However, these are easy to create in Altium Designer as long as no split planes were present. 5) There are cases where Overlay-Objects from components end up on the wrong layers. You can unlock and select the component primitives, and then change layers for any discrepancies. 6) Some pads may come in as Pad Designator 1. This will have to be corrected if this is ever to map to schematic symbols. However, all primitives for a component are at least grouped into a component. 7) Some tracks may come in without a signal name assignment. They can be identified as tracks as signed to "No Net". 8) The script fails if a percent sign (%) is included in any text (such as a Comment with "1000uF 5%"). This is because the script sends this to Printf() as a format string, which interprets it as the start of a new field for which there is no corresponding parameter passed. Note: Some of these issues may have been addressed in a newer version of the ULP script files. Importing the Eagle Designs into Altium The Schematic and the PCB document(s) generated by the ULP scripts can be directly loaded into and used by Altium Designer. However, these design files are referred to as "Free Documents" and need to be linked together through a PCB project file (.prjPCB) in order to link the schematic and PCB documents together. The set of design documents that make up the project are brought together by the PCB project file. The project file stores all project-relevant set- tings, including a link to each document in the project, and all project-relevant options. Each document in the project is stored as a separate file, Figure 2. Drill down from the File menu to create a new project. 4 which is linked to the project via a relative reference for files on the same logical drive, or an absolute reference for files on a different logical drive. Outputs generated from the project are also referenced in the project file. The exact set of Project Options stored will depend on the project type. Creating a Altium PCB Project You can create a new project in more than one way. 1) From the File menu, drill down to create a new project. 2) Click on the required entry in the New section of the Files panel. If this panel is not open, click on the System button at the bottom right of the main application window and choose Files from the pop-up menu that appears. Note: that the project file only exists in memory when first created, use the Save or Save As commands to save it with a suitable name in the required location. Figure 3. Creating a New Project Configuring PCB Project Options from the Files Panel Project settings are configured on the Options Tab of the Project Options dialog. You can configure these settings to enable Altium Designer to work/behave in a similar fashion to Eagle. Figure 4. Project Options 5 You can access this from the Projects menu on the main menu bar (Project>>Project Options), or by right- clicking on the project name in the Projects panel. The options available to you include: • Compiler error check settings • Design synchronization settings • Design compiling settings • Location of output files • Multi-channel annotation settings Other project settings stored in the project file include: • Schematic annotation settings • Output settings such as reports, print, Gerber, and so on Note that these are the output settings accessed via the schematic or PCB editor menus, not the output settings defined in an Output Job document Below are recommended changes to be made in the project options: • Uncheck Component Classes and Generate Rooms in the Class Generation Tab.
Load more

Recommended publications
  • Using the ELECTRIC VLSI Design System Version 9.07
    Using the ELECTRIC VLSI Design System Version 9.07 Steven M. Rubin Author's affiliation: Static Free Software ISBN 0−9727514−3−2 Published by R.L. Ranch Press, 2016. Copyright (c) 2016 Static Free Software Permission is granted to make and distribute verbatim copies of this book provided the copyright notice and this permission notice are preserved on all copies. Permission is granted to copy and distribute modified versions of this book under the conditions for verbatim copying, provided also that they are labeled prominently as modified versions, that the authors' names and title from this version are unchanged (though subtitles and additional authors' names may be added), and that the entire resulting derived work is distributed under the terms of a permission notice identical to this one. Permission is granted to copy and distribute translations of this book into another language, under the above conditions for modified versions. Electric is distributed by Static Free Software (staticfreesoft.com), a division of RuLabinsky Enterprises, Incorporated. Table of Contents Chapter 1: Introduction.....................................................................................................................................1 1−1: Welcome.........................................................................................................................................1 1−2: About Electric.................................................................................................................................2 1−3: Running
    [Show full text]
  • Eagle Tutorial
    EAGLE EASILY APPLICABLE GRAPHICAL LAYOUT EDITOR Tutorial Version 5 Schematic – Layout – Autorouter for Linux® Mac® Windows® CadSoft Computer www.cadsoftusa.com 6th Edition 005175100 Copyright © 2010 CadSoft Computer All Rights Reserved CadSoft Computer is a trading division of Newark Corporation. If you have any questions please feel free to contact us: USA and other countries: Phone: +1 (954) 237 0932 Fax: +1 (954) 237 0968 Internet: www.cadsoftusa.com Email: [email protected] Germany and other European countries: Phone: +49 (0)8635 6989-10 Hotline: +49 (0)8635 6989-30 Fax: +49 (0)8635 6989-40 Internet: www.cadsoft.de Email: [email protected] And remember that we offer a free hotline for our customers! Copyright 2010 CadSoft Computer. All rights reserved worldwide. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, scanning, digitizing, or otherwise, without the prior consense of CadSoft Computer. Printing this tutorial for your personal use is allowed. Windows is a registered trademark of Microsoft Corporation. Linux is a registered trademark of Linus Torvalds. Mac is a registered trademark of Apple Computer Inc. Table Of Contents 1 What to expect from this Tutorial...............................................................6 2 Features of EAGLE.......................................................................................7 System Requirements...............................................................................7
    [Show full text]
  • A Fedora Electronic Lab Presentation
    Chitlesh GOORAH Design & Verification Club Bristol 2010 FUDConBrussels 2007 - [email protected] [ Free Electronic Lab ] (formerly Fedora Electronic Lab) An opensource Design and Simulation platform for Micro-Electronics A one-stop linux distribution for hardware design Marketing means for opensource EDA developers (Networking) From SPEC, Model, Frontend Design, Backend, Development boards to embedded software. FUDConBrussels 2007 - [email protected] Electronic Designers Problems Approx. 6 month design development cycle Tackling Design Complexity Lower Power, Lower Cost and Smaller Space Semiconductor Industry's neck squeezed in 2008 Management (digital/analog) IP Portfolio FUDConBrussels 2007 - [email protected] FUDConBrussels 2007 - [email protected] A basic Design Flow FUDConBrussels 2007 - [email protected] TIP: Use verilator to lint your verilog files. Most of the Veripool tools are available under FEL. They are in sync with Wilson Snyder's releases. FUDConBrussels 2007 - [email protected] FUDConBrussels 2007 - [email protected] GTKWaveGTKWave Don'tDon't forgetforget itsits TCLTCL backendbackend WidelyWidely usedused togethertogether withwith SystemCSystemC FUDConBrussels 2007 - [email protected] Tools Standard Cell libraries FUDConBrussels 2007 - [email protected] BackendBackend designdesign Open Circuit Design, Electric FUDConBrussels 2007 - [email protected], Toped gEDA/gafgEDA/gaf Well known and famous. A very good example of opensource
    [Show full text]
  • Electronic Circuit Simulation and PCB Design
    COURSE CODE COURSE TITLE L T P C ELECTRONICS CIRCUIT SIMULATION AND PCB 1152EC239 1 0 4 3 DESIGN a. Course Category: Program Elective b. Preamble: The course is aimed at making the students to understand electronic circuit simulation process for better understanding and designing of cost effective Printed Circuit Boards. Emphasizing the students to understand how to design a PCB layout of given circuit using available circuit simulation and PCB layout design CAD tools (free or licensed) .This course helps the student to simulate the circuit, develop the complete hardware circuit on PCB and assemble the components using SMD soldering technique c. Prerequisite Courses: Nil d. Related Courses: Analog Electronics, Linear Integrated Circuits e. Course Outcomes : Upon the successful completion of the course, students will be able to: Skill Level CO Course Outcomes (Based on Dave’s Nos. Taxonomy) Simulate and perform various analysis for the given Electronic CO1 S3 Circuit. CO2 Design a PCB Layout for the given circuit S4 CO3 Fabricate the PCB and assemble the components. S2 f. Correlation of COs with POs PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 PO9 PO10 PO11 PO12 PSO1 PSO2 CO1 L M H - H - - - M - - M H H CO2 L M H - H - - - M - - M H H CO3 L M H - H - - - M - - M H H g. Examination scheme Examination Scheme for practical dominated course Internal evaluation Semester end evaluation (40M) (60M) Laboratory experiment Model laboratory test Part-A Part-B (15M) (25M) (20M) (40M) Performa Result Viv Reco Performa Result Viv Theory Performa Result Viv nce in and a rd nce in and a questions nce in and a- conductin analys Voc (4) conductin analys Voc to evaluate conductin analys Voc g is e g is e the g is e experime (3 ) ( 3) experime (5) ( 5) knowledge experime (10) (5) nt nt and nt ( 5 ) ( 15 ) understand (25) ing (20) h.
    [Show full text]
  • Metadefender Core V4.12.2
    MetaDefender Core v4.12.2 © 2018 OPSWAT, Inc. All rights reserved. OPSWAT®, MetadefenderTM and the OPSWAT logo are trademarks of OPSWAT, Inc. All other trademarks, trade names, service marks, service names, and images mentioned and/or used herein belong to their respective owners. Table of Contents About This Guide 13 Key Features of Metadefender Core 14 1. Quick Start with Metadefender Core 15 1.1. Installation 15 Operating system invariant initial steps 15 Basic setup 16 1.1.1. Configuration wizard 16 1.2. License Activation 21 1.3. Scan Files with Metadefender Core 21 2. Installing or Upgrading Metadefender Core 22 2.1. Recommended System Requirements 22 System Requirements For Server 22 Browser Requirements for the Metadefender Core Management Console 24 2.2. Installing Metadefender 25 Installation 25 Installation notes 25 2.2.1. Installing Metadefender Core using command line 26 2.2.2. Installing Metadefender Core using the Install Wizard 27 2.3. Upgrading MetaDefender Core 27 Upgrading from MetaDefender Core 3.x 27 Upgrading from MetaDefender Core 4.x 28 2.4. Metadefender Core Licensing 28 2.4.1. Activating Metadefender Licenses 28 2.4.2. Checking Your Metadefender Core License 35 2.5. Performance and Load Estimation 36 What to know before reading the results: Some factors that affect performance 36 How test results are calculated 37 Test Reports 37 Performance Report - Multi-Scanning On Linux 37 Performance Report - Multi-Scanning On Windows 41 2.6. Special installation options 46 Use RAMDISK for the tempdirectory 46 3. Configuring Metadefender Core 50 3.1. Management Console 50 3.2.
    [Show full text]
  • Alexis Rodriguez Jr
    Alexis Rodriguez Jr. 701 SW 62nd Blvd - Apt 104 - Gainesville - FL - 32604 Cell: 305-370-8334 Email: [email protected] ​ Education: University of Florida Gainesville, FL Current M.S. Computer and Electrical Engineering University of Florida Gainesville, FL 2018 B.S. Electrical Engineering - Cum Laude Miami Dade College Miami, FL 2013 A.A. Engineering - Computer Projects: FPGA Networking Research Current Nallatech 385a Communication Research Current Glove Controlled Drone Design 2 Fall 2017 32-bit ARM Cortex (TI MSP432) used to interpret hand gestures via sensors for drone flight, transmit user intended controls to the drone via RF communication, and detect and display communication errors and react accordingly for safety 32-bit MIPS Emulated Processor Digital Design Spring 2017 Altera Cyclone-III FPGA used to emulate MIPS processor via VHDL Guitar Tuner Design 1 Spring 2017 Microchip PIC18F4620 microcontroller and discrete analog components used to determine correct input frequency via analog filtering and DSP techniques Employment: University of Florida - ARC Lab Gainesville, FL Current Research Assistant - FPGA ❖ Research systems integration of Nallatech 385a FPGA card and its components including the Intel Arria 10 FPGA, Intel’s Avalon bus, and PCIe communication via Linux ❖ Create partial reconfiguration region for Nallatech 385a for general use in research lab ❖ Research cloud and network implementations of FPGAs Intel San Jose, CA Summer 2019/2020 Programmable Solutions Group Intern ❖ Assisted with Agilex Linux driver development ❖ ITU G spec testing compliance and characterization for IEEE 1588 on Intel N3000 ❖ Developed automated tools for ITU network timestamp testing ❖ System validation of IEEE 1588 for Wireless 5G technology and communicated need and data across many teams ❖ Developed Arduino workshop for hobbyists Alexis Rodriguez Jr.
    [Show full text]
  • Altium's Journey and Its Vision of Industry Transformation
    A Winning Strategy for Value-Creation ALTIUM’S JOURNEY AND ITS VISION OF INDUSTRY TRANSFORMATION 18 June 2021 Agenda 1 Altium’s Journey of Transformation 2 Uniqueness of Altium in the Engineering Software Ecosystem 3 Altium’s Confidence in its Ability to Execute 4 Our Flight Path to Dominance Outstanding Value-Creation Track-Record Over Time ALU Set in 2019 and confident of achieving $500M * Stock Price Revenue Target Set in 2016 and fell short with COVID, $189M ** Delivering Value for our Shareholders $200M is a Hallmark of Altium… Revenue Target • A history of setting and over-achieving Set in 2014 and overachieved, $110M $100M aggressive long-term financial targets Revenue Target • Eight consecutive years of double-digit revenue growth & expanding margin ? • Focused execution with the “ingenuity of and” A$41.60 delivering strong operating leverage A$10.15 • Transparency for stakeholders and all-in reporting (no capitalization of R&D expenses) A$4.36 • Value creation at every stage from leadership to dominance to industry transformation A$0.76 Performing Leading Dominating Transforming 2012 2015 2017 2020 2025 * The target revenue of $500M may include 10-20% from future acquisitions. 3 ** Three months out analysts’ consensus pointed to a revenue target of $208M for FY2020 Pursuing Dominance and Transformation from a Position of Strength Financial Altium Designer Altium 365 Performance Dominance Adoption Altium is the fastest growing EDA company Altium Designer is the most widespread The world’s first digital platform for with 8 consecutive
    [Show full text]
  • Getting Started with PCB Design
    Getting Started with PCB Design This introductory tutorial is designed to give you an overview Summary of how to create a schematic, update the design information to a PCB and generate manufacturing output files. It also Tutorial investigates the concept of projects and integrated libraries TU0117 (v2.0) February 12, 2008 and provides a summary of the 3D PCB environment and creating 3D bodies for component footprints. Welcome to the world of Altium Designer – a complete electronic product development environment. This tutorial will get you started with creating a PCB project based on an astable multivibrator design. If you are new to Altium Designer then you might like read the guide Welcome to the Altium Designer Environment for an explanation of the interface, information on how to use panels and managing design documents. Creating a New PCB Project A project in Altium Designer consists of links to all documents and setups related to a design. A project file, eg. xxx.PrjPCB, is an ASCII text file that lists which documents are in the project and related output setups, eg. for printing and CAM. Documents that are not associated with a project are called ‘free documents’. Links to schematic sheets and a target output, eg. PCB, FPGA, embedded (VHDL) or library package, are added to a project. Once the project is compiled, design verification, synchronization and comparison can take place. Any changes to the original schematics or PCB, for example, are updated in the project when compiled. The process of creating a new project is the same for all project types.
    [Show full text]
  • Bridging the Gap Between Precise RT-Level Power/Timing Estimation and Fast High-Level Simulation
    Fakultät II – Informatik, Wirtschafts- und Rechtswissenschaften Department für Informatik Bridging the Gap between Precise RT-Level Power/Timing Estimation and Fast High-Level Simulation A method for automatically identifying and characterising combinational macros in synchronous sequential systems at register-transfer level and subsequent executable high-level model generation with respect to non-functional properties Dissertation zur Erlangung des Grades eines Doktors der Ingenieurwissenschaften von Dipl.-Inform. Kai Hylla Gutachter: Prof. Dr. Wolfgang Nebel Prof. Dr. Wolfgang Rosenstiel Tag der Disputation: 13. Januar 2014 Abstract Knowing a system’s power dissipation and timing behaviour is mandatory for today’s system development and key to an effective design space exploration. Not only does battery lifetime or design of the power supply directly depend on the power dissipation of the system. Second-order effects such as thermal behaviour or degradation effects that are directly or indirectly affected by the power dissipation must be considered, too. Various techniques for power estimation exist at different levels of abstraction. Low-level approaches provide accurate estimation results but require a lot of computational effort. High- level approaches however, allow fast and early estimates, but lack of a deeper knowledge and understanding of the hardware, implementing the behaviour. Therefore, they can only give rough estimates. What is missing is an approach allowing fast and early estimates with respect to as many relevant hardware artefacts and physical properties as possible. This doctoral thesis tackles the problem of a fast, yet accurate power and timing estimation of embedded hardware modules at a high-level of abstraction. A comparatively time consuming low-level estimation is performed once in order to obtain an accurate estimate.
    [Show full text]
  • S. No. SPECIFICATION for Features to Be Provided by PCB Design Tool
    S. No. SPECIFICATION for features to be provided by PCB Design Tool Software 1 General Specification 1.1 Basic requirements The Electronics PCB Design Tool shall be a floating license with software for PCB design including schematic entry, component creation, component libraries, BOM generation, PCB placement and routing, ERC and DRC checks and exporting for manufacturing and documentation. 1.2 Import / export Should support for import and/or export of designs and library data created in similar reputed PCB CAD packages, viz. OrCAD®, Allegro®, PADS®, Cadstar®, Eagle®, P- CAD®, Protel®, Altium®, Mentor Graphics® DxDesigner®(Import), Mentor Graphics® Expedition(Import), Zuken® CADSTAR®(Import), P-CAD 1.3 Manufacturing File Outputs Should have facility to publish to PDF, print or web with a controlled view of a project's history and dependencies, generate Gerber, Gerber X2, NC Drill, ODB++ 3D video animations, and STEP files. 1.4 Assembly file outputs Should generate assembly drawings, pick and place file, test point report. 1.5 Batch processing Should support post processing using Batch Process 1.6 System The software shall work in 64bit Windows 7 , Requirements Windows 8 or Windows 10 version desktop / laptop. Linux support is desirable but not essential. The software should work on intranet from behind proxy server of the organization and internet connectivity should not be essential for its installation, use and upgrade. 2 Library 2.1 Library Management Should have unified library management based on a single data source for all component models and linked data including 3D models, data sheets and supplier links. 2.2 Library Should have library of major components from reputed manufacturers with provision to download files and work offline.
    [Show full text]
  • Module 11: PCB Design Flow, Transferring a Design and Navigation
    Module 11: PCB Design Flow, Transferring a Design and Navigation Module 11: PCB Design Flow, Transferring a Design and Navigation 11.1 PCB design process....................................................................... 11-1 11.2 Transferring design information to the PCB.................................... 11-3 11.2.1 Design synchronization ................................................................................11-3 11.2.2 Resolving synchronization errors .................................................................11-4 11.2.3 Exercise – Transferring the design ..............................................................11-5 11.3 Using the PCB Panel ...................................................................... 11-7 11.3.1 PCB Panel....................................................................................................11-7 11.3.2 PCB Rules and Violations ..........................................................................11-14 11.3.3 Exercise – Browsing a PCB document ......................................................11-15 11.4 Project Navigation and Cross Probing ....................................... 11-16 11.4.1 Compiling the PCB project .........................................................................11-16 11.4.2 Navigating ..................................................................................................11-16 11.4.3 Cross probing from the schematic to the PCB...........................................11-17 11.4.4 Exercise — Navigation and Cross Probing................................................11-18
    [Show full text]
  • Tutorial and Design of Printed Circuit Board ”Big Blinky”
    Paper ID #31292 An Electronics Lab Project—Tutorial and Design of Printed Circuit Board ”big blinky” Dr. Rod Blaine Foist, California Baptist University Rod Foist Professor (and IEEE student club advisor), Electrical and Computer Engineering, Gordon & Jill Bourns College of Engineering, California Baptist University, [email protected]. Dr. Foist received his B.S. and M.S. degrees in Electrical Engineering from the University of Washington in 1982 and 1989, respectively. He earned his Ph.D. degree in Electrical and Computer Engineering from the University of British Columbia in 2011, specializing in signal processing of spectroscopy data with secondary emphasis in system-on-chip implementation. His on-going research interests involve embedded processing using FPGAs and hardware acceleration of algorithms. In the fall of 2011, Dr. Foist joined the College of Engineering at California Baptist University. He is a U.S. Navy veteran who still strives to serve God and country. He has been happily married for 42 years and has four adult children and two grandchildren. Dr. John Butler, California Baptist University Dr. John Butler is currently an Assistant Professor in the department of Electrical and Computer En- gineering at California Baptist University. He received his B.S., M.S., and Ph.D. degrees in Electrical Engineering from the University of California, Riverside, in 2009, 2011, and 2014, respectively. In the fall of 2018 Dr. Butler joined the Gordon and Jill Bourns College of Engineering at California Baptist University as an Assistant Professor. Prior to this, he served as an Adjunct Professor since 2014. His re- search background includes nanoscale fabrication and characterization, particularly of magnetic thin films for data storage and logic devices.
    [Show full text]