DOCSLIB.ORG

Using the ELECTRIC VLSI Design System Version 9.07

Total Page：16

File Type：pdf, Size：1020Kb

Download full-text PDF Read full-text
Using the ELECTRIC VLSI Design System Version 9.07 Using the ELECTRIC VLSI Design System Version 9.07 Steven M. Rubin Author's affiliation: Static Free Software ISBN 0−9727514−3−2 Published by R.L. Ranch Press, 2016. Copyright (c) 2016 Static Free Software Permission is granted to make and distribute verbatim copies of this book provided the copyright notice and this permission notice are preserved on all copies. Permission is granted to copy and distribute modified versions of this book under the conditions for verbatim copying, provided also that they are labeled prominently as modified versions, that the authors' names and title from this version are unchanged (though subtitles and additional authors' names may be added), and that the entire resulting derived work is distributed under the terms of a permission notice identical to this one. Permission is granted to copy and distribute translations of this book into another language, under the above conditions for modified versions. Electric is distributed by Static Free Software (staticfreesoft.com), a division of RuLabinsky Enterprises, Incorporated. Table of Contents Chapter 1: Introduction.....................................................................................................................................1 1−1: Welcome.........................................................................................................................................1 1−2: About Electric.................................................................................................................................2 1−3: Running Electric..............................................................................................................................3 1−4: Building Electric from Source Code...............................................................................................5 1−5: Plug−Ins........................................................................................................................................10 1−6: Fundamental Concepts..................................................................................................................12 1−7: The Display...................................................................................................................................15 1−8: The Mouse.....................................................................................................................................17 1−9: The Keyboard................................................................................................................................18 1−10: IC Layout Tutorial.......................................................................................................................21 1−11: Schematics Tutorial.....................................................................................................................30 1−12: Schematics and Layout Tutorial..................................................................................................36 Chapter 2: Basic Editing..................................................................................................................................47 2−1: Selection........................................................................................................................................47 2−2: Circuit Creation.............................................................................................................................52 2−3: Circuit Deletion.............................................................................................................................57 2−4: Circuit Modification......................................................................................................................59 2−5: Changing Size...............................................................................................................................63 2−6: Changing Orientation....................................................................................................................65 Chapter 3: Hierarchy.......................................................................................................................................67 3−1: Cells...............................................................................................................................................67 3−2: Cell Creation and Deletion............................................................................................................69 3−3: Creating Instances.........................................................................................................................71 3−4: Examining Cell Instances..............................................................................................................73 3−5: Moving Up and Down the Hierarchy............................................................................................74 3−6: Exports..........................................................................................................................................76 3−7: Cell Information............................................................................................................................82 3−8: Rearranging Cell Hierarchy..........................................................................................................87 3−9: Libraries........................................................................................................................................88 3−10: Copying Cells Between Libraries...............................................................................................95 3−11: Views...........................................................................................................................................97 Chapter 4: Display..........................................................................................................................................101 4−1: The Tool Bar...............................................................................................................................101 4−2: The Messages Window...............................................................................................................103 4−3: Creating and Deleting Editing Windows....................................................................................104 4−4: Zooming and Panning.................................................................................................................108 4−5: The Sidebar.................................................................................................................................111 4−6: Color............................................................................................................................................119 4−7: Grids and Alignment...................................................................................................................123 4−8: Printing........................................................................................................................................127 Using the Electric VLSI Design System, version 9.07 i Table of Contents 4−9: Text Windows.............................................................................................................................129 4−10: 3D Windows..............................................................................................................................131 4−11: Waveform Windows.................................................................................................................137 Chapter 5: Arcs...............................................................................................................................................145 5−1: Introduction to Arcs....................................................................................................................145 5−2: Constraints...................................................................................................................................146 5−3: Setting Constraints......................................................................................................................149 5−4: Other Properties..........................................................................................................................150 5−5: Default Arc Properties.................................................................................................................153 Chapter 6: Advanced Editing........................................................................................................................155 6−1: Making Copies............................................................................................................................155 6−2: Creation Defaults........................................................................................................................156 6−3: Preferences..................................................................................................................................158 6−4: Making Arrays............................................................................................................................160 6−5: Spreading Circuitry.....................................................................................................................162 6−6: Replacing Circuitry.....................................................................................................................163 6−7: Undo Control...............................................................................................................................165
Load more

Recommended publications
  • Steps for Downloading And/Or Installing Java SE 7, the JMF, Apache Tomcat & Eclipse
    Steps for Downloading and/or Installing Java SE 7, the JMF, Apache Tomcat & Eclipse Java SE 7 The download instructions below refer to the latest version of the Java Standard Edition (Java SE), which (at the time of writing) is Java SE 7 Update 5. The Java SE Development Kit (JDK) includes the Java Runtime Environment (JRE) and command-line development tools. It is actually the JDK that you are downloading, but we shall be referring only to the Java SE. 1. Go to http://www.oracle.com/technetwork/java/javase/downloads/index.html. 2. Click on the Download button underneath JDK, which is to the right of the text heading showing the latest version of Java. 3. In the table heading halfway down the page, click on the radio button to accept the licence agreement. 4. Click on the filename that appears alongside Windows x86. (This should have the format jdk- 7u<Update version>-windows-i586.exe, where <Update version> is replaced with a number that is either 5 or one slightly higher. 5. Click on the Save button and navigate to a suitable location for the download file (probably the top level of your drive C) and then click the next Save button. (File takes up 87.95MB or more.) 6. After downloading to a suitable location, click on the Open Folder button. 7. Double-click on the executable file that has either been downloaded or been copied from the CD. 8. Click on the Run button. 9. Click on the Next> button (when it becomes available). 10.
    [Show full text]
  • Media Rate Allocation
    MEDIA RATE ALLOCATION A PROJECT REPORT Submitted by P.BALASUBRAMANIAN (32205205004) R.VIGNESWARAN (32205205302) in the partial fulfillment for the award of the degree of BACHELOR OF TECHNOLOGY In INFORMATION TECHNOLOGY DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY: Mamallapuram ANNA UNIVERSITY: CHENNAI 600025 APRIL 2009 1 ANNA UNIVERSITY: CHENNAI 600 025 BONAFIDE CERTIFICATE Certified that this project report “MEDIA RATE ALLOCATION” is the bonafide work of “P.BALASUBRAMANIAN (32205205004), R.VIGNESWARAN (32205205302)” who carried out the project work under my supervision. SIGNATURE SIGNATURE Ms.D.Jansi Rani Ms.T.Yogeswari HEAD OF THE DEPARTMENT SUPERVISOR Department of Information Technology Department of Information Technology Dhanalakshmi Srinivasan Dhanalakshmi Srinivasan College of Engineering and Technology, College of Engineering and Technology, Mamallapuram. Mamallapuram. Submitted for the project viva voce examination held on ____________ INTERNAL EXAMINER EXTERNAL EXAMINER 2 ACKNOWLEDGEMENT We are glad to take this opportunity to cordially acknowledge a number of people who provide me with great support in these six months. First, we would like to thank Mr.A.Srinivasan, our Chairman who allowed me to do the project in the college campus. We are also thankful to Dr.R.Ponraj M.Tech Ph.D., our Principal, for his constant support in selecting the project. We wish to express my sincere gratitude to our respected Vice Principal, Mr.Pon.Arivanandham M.E, PhD., for his continued encouragement and support. We are grateful to Lecturer Ms.D.Jansi Rani M.Tech., our Head of the Department, who expressed her interest in my work and supplied me with some of her recent works. We would like to thank Lecturer Ms.T.Yogeswari B.E., for following my project with interest and for giving me constant support.
    [Show full text]
  • Javafx Strengths and Weaknesses
    JavaFX: Current Status; Strategic and Tactical Outlook Document Extract Summary of JavaFX (Mobile) Strengths and Weaknesses as of March 2009 Killer Strengths Comments DSL productivity Terse code; reflective of intent. Considerably easier to maintain than Java equivalent. Java integration Seamless integration enables existing libraries to be leveraged very efficiently. Bind (the killer keyword) Results in extremely succinct code (in comparison to Java.) Key-frame animation Used wisely, animation can significantly increase the quality of the end- user experience. Can also be used for programming (simple) games. In combination with “bind”, key-frame animations can now be constructed easily and intuitively. Java2D effects Effects can improve the look of an application substantially and are now very quick and easy to use. Multimedia Multimedia is finally (!) easy to integrate in an application. Designer / developer Graphical designers and software developers can work efficiently workflow together using JavaFX Plugins for Photoshop / Illustrator. However, more experience is required to seriously test the viability and scalability of this approach. Light-weight access to RESTful Web-service invocation now requires very little code. Call is web services automatically handled asynchronously although the developer must manage asynchronous handling of time-consuming processing. Light-weight XML parsing Especially powerful in conjunction with web-services. Reuse potential across The rule here is: Develop for mobile from the outset! Then, in a new desktop/mobile project, make whatever enhancements are necessary for the desktop version. Potential Killer Strengths Comments 3D Promised for later this year, this feature will almost certainly wrap the Java3D API. But how will it perform under JavaME? TV Promised for later this year, this feature will presumably build on JSR927 Killer Weaknesses Comments Widgets JFX text field of limited use.
    [Show full text]
  • JCP at Javapolis 2007
    Javapolis News ❙ 14 December 2007 ❙ Nr 5 ❙ Published by Minoc Business Press 54 www.nonillion.com Parleys Want to become a NONILLIONAIRE ? mail us at : [email protected] Building Rich Internet Applications with Flex and JavaFX “There’s a well thought out com- an online environment using Adobe AIR. “Even when you ponent model for Flex”, he said. are offl ine, you still can update data. When the connec- “And there’s a thriving market tion comes back on, the system synchronizes automati- for components out there, both cally.” Open Source and commercial. So there are literally hundreds JavaPolis founder Stephan Janssen was next to explain of components available to how he decided to have Parleys.com rewritten using Flex. use in Flex.” And no, Flex isn’t Parleys.com offers a massive amount of Java talks – from there for fun and games only. JavaPolis, JavaOne and other Java events from all over “There are already a great the world – combining video images with the actual pres- number of business applica- entation slides of the speakers. Janssen programmed the tions running today, all built application for fun at fi rst, but with over 10 TB of streamed with Flex.” Eckel backed up video in just under a year, it’s clear Parleys.com sort of his statement with an ex- started to lead its own life. “The decision to write a new ample of an interface for an version was made six months ago”, he said. “It was still intranet sales application. too early to use JavaFX. And Silverlight? No thanks.” “Some people think Flex Flex allowed him to leverage the Java code of the earlier isn’t the right choice to version of Parleys.com and to resolve the Web 2.0 and make for business applica- AJAX issues he had en- countered while programming tions, because the render- the fi rst version.
    [Show full text]
  • Design of a Distributed Architecture for Enriching Media Experience in Home Theaters
    Design of a distributed architecture for enriching media experience in home theaters Citation for published version (APA): Hu, J. (2006). Design of a distributed architecture for enriching media experience in home theaters. Technische Universiteit Eindhoven. https://doi.org/10.6100/IR611954 DOI: 10.6100/IR611954 Document status and date: Published: 01/01/2006 Document Version: Publisher’s PDF, also known as Version of Record (includes final page, issue and volume numbers) Please check the document version of this publication: • A submitted manuscript is the version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website. • The final author version and the galley proof are versions of the publication after peer review. • The final published version features the final layout of the paper including the volume, issue and page numbers. Link to publication General rights Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. • Users may download and print one copy of any publication from the public portal for the purpose of private study or research. • You may not further distribute the material or use it for any profit-making activity or commercial gain • You may freely distribute the URL identifying the publication in the public portal.
    [Show full text]
  • Puneet Lakhina
    PUNEET LAKHINA 1. PERSONAL INFORMATION • Address: 182 Kailash Hills,Near East of Kailash, New Delhi – 10065, India • E-Mail: [email protected] • Phone: 00919818069803 2. AREAS OF INTEREST Distributed Systems, Peer to Peer Systems, Software Engineering, Information Retrieval, Computer Networks, Databases. 3. EDUCATION • Bachelor of Technology in Information Technology, Vellore Institute of Technology University, November 2006 CGPA: 9.23 Scale: 10 Rank: 5th (Class Strength: 65) 4. ACADEMIC INTERNSHIPS/FELLOWSHIPS • Position: Project Trainee (January 2006 – May 2006) Institution: Kanwal Rekhi School of Information Technology, Indian Institute Of Technology Bombay Mentor: Dr. Deepak. B. Phatak • Position: Summer Intern (June 2005-August 2005) Institution: Kanwal Rekhi School of Information Technology, Indian Institute Of Technology Bombay Mentor: Dr. Deepak B. Phatak 5. PROFESSIONAL WORK EXPERIENCE • Position: Associate System Engineer (June 2006 – Present) Institution: IBM India Private Limited. 6. PROJECTS • Virtualization: Executed at: IBM India Pvt. Ltd Team Size: 25 Abstract: Virtualization is a SOA based platform, that allows integration of multiple type of bearers (USSD, Web, SMS, IVR, Kiosk etc.) with service platform (network elements) providing scalable, flexible and easily configurable solutions. Virtualization is a key part of the Prepaid transformation that allows IT system to manage the increasing subscriber base (from current 45 million to projected 157 million by 2013) and can be applied for any telecom scenario. My role in the project was to manage the transport layer based on IBM Websphere MQ™ for service request processing. This involved development of a Listener Framework for allowing a business logic plugging without regard to the nature of the transport layer. I was also the lead for load testing and optimization group, whereby the performance target of 43 service requests processing per second was achieved.
    [Show full text]
  • A Fedora Electronic Lab Presentation
    Chitlesh GOORAH Design & Verification Club Bristol 2010 FUDConBrussels 2007 - [email protected] [ Free Electronic Lab ] (formerly Fedora Electronic Lab) An opensource Design and Simulation platform for Micro-Electronics A one-stop linux distribution for hardware design Marketing means for opensource EDA developers (Networking) From SPEC, Model, Frontend Design, Backend, Development boards to embedded software. FUDConBrussels 2007 - [email protected] Electronic Designers Problems Approx. 6 month design development cycle Tackling Design Complexity Lower Power, Lower Cost and Smaller Space Semiconductor Industry's neck squeezed in 2008 Management (digital/analog) IP Portfolio FUDConBrussels 2007 - [email protected] FUDConBrussels 2007 - [email protected] A basic Design Flow FUDConBrussels 2007 - [email protected] TIP: Use verilator to lint your verilog files. Most of the Veripool tools are available under FEL. They are in sync with Wilson Snyder's releases. FUDConBrussels 2007 - [email protected] FUDConBrussels 2007 - [email protected] GTKWaveGTKWave Don'tDon't forgetforget itsits TCLTCL backendbackend WidelyWidely usedused togethertogether withwith SystemCSystemC FUDConBrussels 2007 - [email protected] Tools Standard Cell libraries FUDConBrussels 2007 - [email protected] BackendBackend designdesign Open Circuit Design, Electric FUDConBrussels 2007 - [email protected], Toped gEDA/gafgEDA/gaf Well known and famous. A very good example of opensource
    [Show full text]
  • Digital Synthesis by Plug-In Method in Java Media Framework Environment
    Proceedings of the COST G-6 Conference on Digital Audio Effects (DAFX-01), Limerick, Ireland, December 6-8, 2001 DIGITAL SYNTHESIS BY PLUG-IN METHOD IN JAVA MEDIA FRAMEWORK ENVIRONMENT Jiri Schimmel Rostislav Fitz Department of Telecommunications Department of Computer Science and Engineering FEECS FEECS Brno University of Technology Brno University of Technology [email protected] [email protected] ABSTRACT JMF requires the appropriate input and output devices such as microphones, cameras, speakers, and monitors. This paper deals with the implementation of real-time digital Data sources and players are integral parts of JMF's high-level musical sound synthesizers by the Plug-In method in the Sun API for managing the capture, presentation, and processing of Microsystems Java Media Framework environment. This time-based media. JMF also provides a lower-level API that environment use the Plug-In technology as well as the DirectX or supports the seamless integration of custom processing VST environments, but the implementation methods are different. components and extensions. This layering provides Java developers with an easy-to-use API for incorporating time-based media into Java programs while maintaining the flexibility and extensibility required supporting advanced media applications 1. JAVA MEDIA FRAMEWORK and future media technologies. Java is object-oriented multi-platform programming language developed by the Sun Microsystems company that is used mainly for Internet applet production. The Java Media Framework (JMF) is an application programming interface (API) for incorporating time-based media into Java applications and applets. The JMF 1.0 API (the Java Media Player API) enabled programmers to develop Java programs that presented time-based media.
    [Show full text]
  • Getting Started in High Performance Electronic Design
    Getting started in high performance electronic design Wojtek Skulski Department of Physics and Astronomy University of Rochester Rochester, NY 14627-0171 skulski _at_ pas.rochester.edu First presented May/23/2002 Updated for the web July/03/2004 Wojtek Skulski May/2002 Department of Physics and Astronomy, University of Rochester Getting started with High performance electronic design • 3-hour class • Designing high performance surface mount and multilayer boards. • What tools and resources are available? • How to get my design manufactured and assembled? • Board design with OrCAD Capture and Layout. • When and where: • Thursday, May/23/2002, 9-12am, Bausch&Lomb room 106 (1st floor). • Slides updated for the web July/03/2004. • Reserve your handout. • Send e-mail to [email protected] if you plan to attend. • Walk-ins are invited, but there may be no handouts if you do not register. • See you there! Wojtek Skulski May/2002 Department of Physics and Astronomy, University of Rochester The goal and outline of this class • Goal: • Describe the tools available to us for designing high performance electronic instruments. • Outline • Why do we need surface mount and multilayer boards? • What tools and resources are available? • How to get my PCB manufactured? • How to get my board assembled? • Designing with OrCAD Capture and OrCAD Layout. • The audience • You know the basics of electronics. • … and you need to get going quickly with your design. Wojtek Skulski May/2002 Department of Physics and Astronomy, University of Rochester Disclaimer • I am describing tools and methods which work for me. • I do not claim that this information is complete.
    [Show full text]
  • Bridging the Gap Between Precise RT-Level Power/Timing Estimation and Fast High-Level Simulation
    Fakultät II – Informatik, Wirtschafts- und Rechtswissenschaften Department für Informatik Bridging the Gap between Precise RT-Level Power/Timing Estimation and Fast High-Level Simulation A method for automatically identifying and characterising combinational macros in synchronous sequential systems at register-transfer level and subsequent executable high-level model generation with respect to non-functional properties Dissertation zur Erlangung des Grades eines Doktors der Ingenieurwissenschaften von Dipl.-Inform. Kai Hylla Gutachter: Prof. Dr. Wolfgang Nebel Prof. Dr. Wolfgang Rosenstiel Tag der Disputation: 13. Januar 2014 Abstract Knowing a system’s power dissipation and timing behaviour is mandatory for today’s system development and key to an effective design space exploration. Not only does battery lifetime or design of the power supply directly depend on the power dissipation of the system. Second-order effects such as thermal behaviour or degradation effects that are directly or indirectly affected by the power dissipation must be considered, too. Various techniques for power estimation exist at different levels of abstraction. Low-level approaches provide accurate estimation results but require a lot of computational effort. High- level approaches however, allow fast and early estimates, but lack of a deeper knowledge and understanding of the hardware, implementing the behaviour. Therefore, they can only give rough estimates. What is missing is an approach allowing fast and early estimates with respect to as many relevant hardware artefacts and physical properties as possible. This doctoral thesis tackles the problem of a fast, yet accurate power and timing estimation of embedded hardware modules at a high-level of abstraction. A comparatively time consuming low-level estimation is performed once in order to obtain an accurate estimate.
    [Show full text]
  • Making Things Move DIY Mechanisms for Inventors, Hobbyists, and Artists
    Making Things Move DIY Mechanisms for Inventors, Hobbyists, and Artists Dustyn Roberts New York Chicago San Francisco Lisbon London Madrid Mexico City Milan New Delhi San Juan Seoul Singapore Sydney Toronto Copyright © 2011 by The McGraw-Hill Companies. All rights reserved. Except as permitted under the United States Copyright Act of 1976, no part of this publication may be reproduced or distributed in any form or by any means, or stored in a database or retrieval system, without the prior written permission of the publisher. ISBN: 978-0-07-174168-2 MHID: 0-07-174168-2 The material in this eBook also appears in the print version of this title: ISBN: 978-0-07-174167-5, MHID: 0-07-174167-4. All trademarks are trademarks of their respective owners. Rather than put a trademark symbol after every occurrence of a trade- marked name, we use names in an editorial fashion only, and to the benefi t of the trademark owner, with no intention of infringe- ment of the trademark. Where such designations appear in this book, they have been printed with initial caps. McGraw-Hill eBooks are available at special quantity discounts to use as premiums and sales promotions, or for use in corporate training programs. To contact a representative please e-mail us at [email protected]. Information has been obtained by McGraw-Hill from sources believed to be reliable. However, because of the possibility of hu- man or mechanical error by our sources, McGraw-Hill, or others, McGraw-Hill does not guarantee the accuracy, adequacy, or completeness of any information and is not responsible for any errors or omissions or the results obtained from the use of such information.
    [Show full text]
  • Performed the Most Often. in FPGA Design Flow, Functional and Gate
    performed the most often. In FPGA design flow, functional and gate-level timing simulation is typically performed when designers suspect that there might be a mismatch between RTL and functional or gate-level timing simulation results, which can lead to an incorrect design. The mismatch can be caused for several reasons discussed in more detail in Tip #59. Note that the nomenclature of simulation types is not consistent. The same name, for instance “gate-level simulation”, can have slightly different meaning in simulation flows of different FPGA vendors. The situation is even more confusing in ASIC simulation flows, which have many more different simulation types, such as transistor-level, and dynamic simulation. The following figure shows simulation types designers can perform during Xilinx FPGA synthesis and physical implementation process. Figure 1: Simulation types Xilinx FPGA designers can perform simulation after each level of design transformation from the original RTL to the bitstream. The following example is a 12-bit OR gate implemented in Verilog. module sim_types(input [11:0] user_in, output user_out); assign user_out = |user_in; endmodule XST post-synthesis simulation model is implemented using LUT6 and LUT2 primitives, which are parts of Xilinx UNISIMS RTL simulation library. wire out, out1_14; LUT6 #( .INIT ( 64'hFFFFFFFFFFFFFFFE )) out1 ( .I0(user_in[3]), .I1(user_in[2]), .I2(user_in[5]), .I3(user_in[4]), .I4(user_in[7]), .I5(user_in[6]), .O(out)); LUT6 #( .INIT ( 64'hFFFFFFFFFFFFFFFE )) out2 ( .I0(user_in[9]), .I1(user_in[8]), .I2(user_in[11]), .I3(user_in[10]), .I4(user_in[1]), .I5(user_in[0]), .O(out1_14)); LUT2 #( .INIT ( 4'hE )) out3 ( .I0(out), .I1(out1_14), .O(user_out) ); Post-synthesis simulation model can be generated using the following command: $ netgen -w -ofmt verilog -sim sim.ngc post_synthesis.v Post-translate simulation model is implemented using X_LUT6 and X_LUT2 primitives, which are parts of Xilinx SIMPRIMS simulation library.
    [Show full text]